MECL Data

ON Semiconductor



MECL Data

DL122/D Rev. 7, Mar–2000



© SCILLC, 2000 Previous Edition © 1996 "All Rights reserved"

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

ench Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong 800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5487–8345 Email: r14153@onsemi.com

Fax Response Line: 303-675-2167

800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.

This book presents technical data for a broad line of MECL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture. For the most up-to-date information, please visit our website at: http://onsemi.com

ECLinPS, ECLinPS Lite, MECL, MECL 10H, MECL 10K, MECL III, MTTL, and ON–Demand CDROM are a trademarks of Semiconductor Components Industries, LLC.
MOSAIC is a trademark of Motorola, Inc.

The brands and product names mentioned are trademerks or registered trademarks of their respective holders.



Table of Contents

Deleted Devices	System Design Considerations 29
Listing of Deleted Devices 5	Thermal Management
End-of-Life Devices (EOL)	Thermal Effects on Noise Margin 33
Listing of EOL Devices	Mounting and Heatsink
Numeric Data Sheet Listing	Applications Assistance Form
MECL 10H	Chapter 2. MECL 10H Data Sheets
Carrier Band Modem 9	MECL 10H Selector Guide 41
Ol and an A. O an anal line forms of the	MECL 10H Introduction
Chapter 1. General Information	MECL 10H Data Sheets 45
High-Speed Logic	Chapter 3. MECL 10K Data Sheets
MECL Family Comparison	MECL 10K Selector Guide
Basic Design Considerations	MECL 10K Data Sheets
Pin Conversion Tables	Chapter 4. Carrier Band Modem
Technical Data	Carrier Band Modem Data Sheet 437
General Characteristics	Chapter 5. Ordering Information
Switching Parameters	Device Nomenclature 461
Setup and Hold	Case Outlines 462
Testing MECL 10H, 10K and III	ON Semiconductor Worldwide
Operational Data	Sales Offices

Deleted Devices

The following list of devices have been deleted since the last publication of this book.

DATA SHEETS DELETED

MC10137	MC1648	MC1650	MC1651	
MC1658	MC1660	MC1662	MC1670	
MC1692				

End-of-Life (EOL) Devices

The following list of devices have been placed on EOL and are not recommended for new designs, since the last publication of this book.

END	OF	LIFE	DEV	ICES
------------	----	------	-----	------

MC10H145

MC10H660

Numeric Data Sheet Listing

MECL 10H Data	Sheets
MC10H016	4–Bit Binary Counter
MC10H100	Quad 2-Input NOR Gate With Strobe
MC10H101	Quad OR/NOR Gate
MC10H102	Quad 2-Input NOR Gate
MC10H103	Quad 2-Input OR Gate
MC10H104	Quad 2-Input AND Gate
MC10H105	Triple 2–3–2–Input OR/NOR Gate
MC10H106	Triple 4–3–3–Input NOR Gate
MC10H107	Triple 2–Input Exclusive OR/Exclusive NOR Gate
MC10H109	Dual 4–5–Input OR/NOR Gate
MC10H113	Quad Exclusive OR Gate
MC10H115	Quad Line Receiver
MC10H116	Triple Line Receiver
MC10H117	Dual 2–Wide 2–3–Input OR–AND/OR–AND Gate
MC10H121	4-Wide OR-AND/OR-AND Gate
MC10H123	Triple 4–3–3–Input Bus Driver 76
MC10H124	Quad TTL-to-MECL Translator With TTL Strobe Input
MC10H125	Quad MECL-to-TTL Translator
MC10H130	Dual Latch 82
MC10H131	Dual D Type Master–Slave Flip–Flop
MC10H135	Dual J–K Master–Slave Flip–Flop
MC10H136	Universal Hexadecimal Counter
MC10H141	Four–Bit Universal Shift Register
MC10H158	Quad 2-Input Multiplexer
MC10H159	Quad 2-Input Multiplexer
MC10H160	12-Bit Parity Generator-Checker
MC10H161	Binary to 1–8 Decoder (Low)
MC10H162	Binary to 1–8 Decoder (High)
MC10H164	8-Line Multiplexer
MC10H165	8-Input Priority Encoder
MC10H166	5-Bit Magnitude Comparator
MC10H171	Dual Binary to 1–4 Decoder (Low)
MC10H172	Dual Binary to 1–4–Decoder (High)
MC10H173	Quad 2-Input Multiplexer/ Latch
MC10H174	Dual 4 to 1 Multiplexer
MC10H175	Qunit Latch
MC10H176	Hex D Master–Slave Flip–Flop
MC10H179	Look-Ahead Carry Block

MECL 10H Dat	a Sheets
MC10H180	Dual 2–Bit Adder/Subtractor
MC10H181	4-Bit Arithmetic Logic Unit/ Function Generator
MC10H186	Hex D Master–Slave Flip–Flop with Reset
MC10H188	Hex Buffer with Enable
MC10H189	Hex Inverter with Enable
MC10H209	Dual 4–5–Input OR/NOR Gate
MC10H210	Dual 3-Input 3-Output OR Gate
MC10H211	Dual 3-Input 3-Output NOR Gate
MC10H330	Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers
MC10H332	Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers
MC10H334	Quad Bus Driver/Receiver with Transmit and Receiver Latches
MC10H350	PECL* to TTL Translator
MC10H351	Quad TTL/NMOS to PECL* Translator
MC10H352	Quad CMOS to PECL* Translator
MC10H424	Quad TTL to ECL Translator with ECL Strobe
MC10/100H600	9-Bit TTL/ECL Translator
MC10/100H601	9-Bit ECL/TTL Translator
MC10/100H602	9-Bit Latch TTL/ECL Translator
MC10/100H603	9-Bit Latch ECL/TTL Translator
MC10/100H604	Registered Hex TTL/ECL Translator
MC10/100H605	Registered Hex ECL/TTL Translator
MC10/100H606	Registered Hex TTL/PECL Translator
MC10/100H607	Registered Hex PECL/TTL Translator
MC10/100H640	68030/040 PECL-TTL Clock Driver
MC10/100H641	Single Supply PECL-TTL 1:9 Clock Distribution Chip
MC10/100H642	68030/040 PECL-TTL Clock Driver
MC10/100H643	Dual Supply ECL-TTL 1:8 Clock Driver
MC10/100H644	68030/040 PECL-TTL Clock Driver
MC10H645	1:9 TTL Clock Driver
MC10/100H646	PECL/TTL-TTL 1:8 Clock Distribution Chip
MC10/100H680	4-Bit Differential ECL Bus/TTL Bus Transceiver
MC10/100H681	Hex ECL/TTL Transceiver with Latches
MECL 10K Dat	a Sheets
MC10101	Quad OR/NOR Gate
MC10102	Quad 2-Input NOR Gate
MC10103	Quad 2–Input OR Gate
MC10104	Quad 2–Input AND Gate
MC10105	Triple 2–3–2–Input OR/NOR Gate
MC10106	Triple 4–3–3–Input NOR Gate
MC10107	Triple 2–Input Exclusive OR/ Exclusive NOR Gate

MECL 10K Data Sheets

MC10109	Dual 4–5–Input OR/NOR Gate	260
MC10110	Dual 3-Input/3-Output OR Gate	263
MC10111	Dual 3-Input/3-Output NOR Gate	266
MC10113	Quad Exclusive OR Gate	269
MC10114	Triple Line Receiver	272
MC10115	Quad Line Receiver	276
MC10116	Triple Line Receiver	278
MC10117	Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate	281
MC10121	4-Wide OR-AND/OR-AND Gate	284
MC10123	Triple 4–3–3–Input Bus Driver	287
MC10124	Quad TTL to MECL Translator	289
MC10125	Quad MECL to TTL Translator	294
MC10129	Quad Bus Receiver	299
MC10131	Dual Type D Master–Slave Flip–Flop	306
MC10133	Quad Latch	309
MC10134	Dual Multiplexer With Latch	312
MC10135	Dual J–K Master–Slave Flip–Flop	315
MC10136	Universal Hexadecimal Counter	318
MC10138	Bi-Quinary Counter	329
MC10141	Four Bit Universal Shift Register	333
MC10153	Quad Latch	337
MC10154	Binary Counter	340
MC10158	Quad 2-Input Multiplexer	343
MC10159	Quad 2-Input Multiplexer	345
MC10160	12-Bit Parity Generator-Checker	347
MC10161	Binary to 1–8 Decoder (Low)	350
MC10162	Binary to 1–8 Decoder (High)	353
MC10164	8-Line Multiplexer	355
MC10165	8-Input Priority Encoder	358
MC10166	5-Bit Magnitude Comparator	363
MC10168	Quad Latch	367
MC10170	9+2-Bit Parity Generator/ Checker	370
MC10171	Dual Binary to 1–4 Decoder (Low)	373
MC10172	Dual Binary to 1–4 Decoder (High)	376
MC10173	Quad 2-Input Multiplexer/ Latch	379
MC10174	Dual 4 to 1 Multiplexer	382
MC10175	Quint Latch	384
MC10176	Hex D Master/Slave Flip-Flop	387
MC10178	Binary Counter	390
MC10181	4-Bit Arithmetic Logic Unit/ Function Generator	393
MC10186	Hex D Master–Slave Flip–Flop With Reset	398

MECL 10K Data Sheets MC10188 Hex Buffer With Enable 401 MC10189 403 MC10192 Quad Bus Driver 405 MC10195 Hex Inverter/Buffer 407 MC10197 Hex AND Gate 409 MC10198 Monostable Multivibrator 411 Dual 3-Input/3-Output OR Gate MC10210 420 MC10211 Dual 3-Input/3-Output NOR Gate 423 MC10212 High Speed Dual 3-Input/ 3-Output OR/NOR Gate 426 MC10216 High Speed Triple Line Receiver 429 High Speed Dual Type D Master-Slave Flip-Flop MC10231 432 **Carrier Band Modem Data Sheet** MC68194 Carrier Band Modem (CBM) 437

CHAPTER 1 General Information

High-Speed Logic 1
MECL Products
MECL Family Comparison
Basic Design Considerations
Definitions of Symbols & Abbreviations 15
Pin Conversion Tables
MECL Positive and Negative Logic 19
Technical Data
General Characteristics
Noise Margin
Switching Parameters
Setup and Hold
Testing MECL 10H and 10K

Operational Data	_
System Design Considerations	2
Thermal Management	2
Optimizing Reliability	3
Thermal Effects on Noise Margin	3
Mounting and Heatsink	3
Circuit Interconnects	3
Applications Assistance Form	3

HIGH-SPEED LOGIC

High speed logic is used whenever improved system performance would increase a product's market value. For a given system design, high–speed logic is the most direct way to improve system performance and Emitter–Coupled Logic (ECL) is one of today's fastest forms of digital logic. Emitter–coupled logic offers both the logic speed and logic features to meet the market demands for higher performance systems.

MECL PRODUCTS

Motorola, now ON Semiconductor, introduced the original monolithic emitter–coupled logic family with MECL I (1962) and followed this with MECL II (1966). These two families are now obsolete and have given way to the MECL III (MC1600 series), MECL 10K, PLL (MC12000 series) and the new MECL 10H families.

Chronologically the third family introduced, MECL III (1968) is a higher power, higher speed logic. Typical 1 ns edge speeds and propagation delays along with greater than 500 MHz flip—flop toggle rates, make MECL III useful for high—speed test and communications equipment. Also, this family is used in the high—speed sections and critical timing delays of larger systems. For more general purpose applications, however, trends in large high—speed systems showed the need for an easy—to—use logic family with propagation delays on the order of 2 ns. To match this requirement, the MECL 10,000 Series was introduced in 1971.

An important feature of MECL 10K is its compatibility with MECL III to facilitate using both families in the same system. A second important feature is its significant power economy – MECL 10K gates use less than one–half the power of MECL III.

ON Semiconductor introduced the MECL 10H product family in 1981. This latest MECL family features 100% improvements in propagation delay and clock speeds while maintaining power supply currents equal to MECL 10K. MECL 10H is voltage compensated allowing guaranteed dc and switching parameters over a ±5% power supply range. Noise margins have been improved by 75% over the MECL 10K series.

Compatibility with MECL 10K and MECL III is a key element in allowing users to enhance existing systems by

increasing the speed in critical timing areas. Also, many MECL 10H devices are pin out/functional duplications of the MECL 10K series devices. The emphasis of this family will be placed on more powerful logic functions having more complexity and greater performance. With 1.0 ns propagation delays and 25 mW per gate, MECL 10H is one of the best speed–power families of any ECL logic family available today.

MECL at +5V (PECL - Positive ECL)

Any single supply ECL device is also a PECL device, making the PECL portfolio as large as the existing ECL one. (Note: The dual supply translator devices cannot operate at +5V and ground and cannot be considered PECL devices.) ECL devices in the PECL mode, must have the input/output DC specifications adjusted for proper operation. ECL levels (DC) are referenced from the V_{CC} level. To calculate the PECL DC specifications, ECL levels are added to the new V_{CC} .

EXAMPLE:

PECL V_{OH}=New V_{CC}+ECL V_{OH}, 5.0V+(-0.81V)=4.190V and is the max V_{OH} level at 25° C for a PECL device. Follow the same procedure to calculate all input/output DC specifications for a device used in a PECL mode. The V_{TT} supply used to sink the parallel termination currents is also referenced from the V_{CC} supply and is V_{CC}-2.0V. The PECL V_{TT} supply = +5V-2V=+3.0V and should track the V_{CC} supply one-to-one for specified operation.

Since ECL is referenced from the V_{CC} rail, any noise on the V_{CC} supply will be reflected on the output waveshape at a one–to–one ratio. Therefore, noise should be kept as low as possible for best operation. Devices in a PECL system cannot have V_{CC} vary more than 5% to assure proper AC operation. See ON Semiconductor Application Note AN1406/D "Designing With PECL (ECL at +5.0V)" for more details.

AC performance in the PECL mode is equal to the AC performance in the ECL mode, if the pitfalls set forth in Application Note (AN1406/D) are avoided.

MECL FAMILY COMPARISONS

		MECL 10K	
Feature	MECL 10H	10,100 Series	10,200 Series
Gate Propagation Delay	1.0 ns	2.0 ns	1.5 ns
2. Output Edge Speed*	1.0 ns	3.5 ns	2.5 ns
3. Flip-Flop Toggle Speed	250 MHz min	125 MHz min	200 MHz min
4. Gate Power	25 mW	25 mW	25 mW
5. Speed Power Product	25 pJ	50 pJ	37 pJ

^{*}Output edge speed: MECL 10K/10H measured 20% to 80%.

Figure 1 - GENERAL CHARACTERISTICS

Ambient Temperature Range	MECL 10H	MECL 10K
0° to 75°C	MC10H100 Series	
−30°C to +85°C		MC10100 Series MC10200 Series

Figure 2 - OPERATING TEMPERATURE RANGE

MECL IN PERSPECTIVE

In evaluating any logic line, speed and power requirements are the obvious primary considerations. Figure 1 and Figure 2 provide the basic parameters of the MECL 10H, MECL 10K, and MECL III families. But these provide only the start of any comparative analysis, as there are a number of other important features that make MECL highly desirable for system implementation. Among these:

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters.

High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation, due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power—supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small (typically 850 mV) voltage swing, and to relatively long rise and fall times.

Wide Variety of Functions, including complex functions facilitated by low power dissipation (particularly in MECL 10H and MECL 10K series). A basic MECL 10K gate consumes less than 8 mW in on–chip power in some complex functions.

Wide Performance Flexibility due to differential amplifier design which permits MECL circuits to be used as linear as well as digital circuits.

Transmission Line Drive Capability is afforded by the open emitter outputs of MECL devices. No "Line Drivers" are listed in MECL families, because *every* device is a line driver

Wire–ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

Twisted Pair Drive Capability permits MECL circuits to drive twisted—pair transmission lines as long as 1000 feet.

Wire–Wrap Capability is possible with the MECL 10K family because of the slow rise and fall time characteristic of the circuits.

Open Emitter–Follower Outputs are used for MECL outputs to simplify signal line drive. The outputs match any line impedance and the absence of internal pulldown resistors saves power.

Input Pulldown Resistors of approximately 50 $k\Omega$ permit unused inputs to remain unconnected for easier circuit board layout.

MECL APPLICATIONS

ON Semiconductor's MECL product lines are designed for a wide range of systems needs. Within the computer market, MECL 10K is used in systems ranging from special purpose peripheral controllers to large mainframe computers. Big growth areas in this market include disk and communication channel controllers for larger systems and high performance minicomputers.

The industrial market primarily uses MECL for high performance test systems such as IC or PC board testers. However, the high bandwidths of MECL 10H and MECL 10K are required for many frequency synthesizer systems using high speed phase lock loop networks. MECL has

continued to grow in the industrial market through complex medical electronic products and high performance process control systems.

BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High–speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

- 1. Time delays through interconnect wiring, which may have been ignored in medium–speed systems, become highly important at state–of–the–art speeds.
- 2. The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
- 3. The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
- 4. Electrical noise generation and pick-up are more detrimental at higher speeds.

In general, these four characteristics are speed—and frequency—dependent, and are virtually independent of the type of logic employed. The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.

The interconnect—wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nanoseconds, an equivalent "gate delay" is introduced by every foot of interconnecting wiring. Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant. But for a great





Figure 3 – UNTERMINATED TRANSMISSION LINE (No Ground Plane Used)

many externally interconnected parts, this can soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. *MECL circuits, particularly those of the MECL 10K and MECL 10H Series are designed with a propensity toward complex functions to enhance overall system speed.*

Waveform distortion due to line reflections also becomes troublesome principally at state—of—the—art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem. At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 3 and Figure 4). The solution, as in RF technology, is to employ "transmission—line" practices and properly terminate each signal line with its characteristic impedance at the end of its run. The low—impedance, emitter—follower outputs of MECL circuits facilitate transmission—line practices without upsetting the voltage levels of the system.

The increased affinity for crosstalk in high–speed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the high–speed signal. These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of MECL 10K and MECL 10H, the rise and fall times have been deliberately slowed. This reduces the affinity for crosstalk without compromising other important performance parameters.

From the above, it is evident that the MECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high–speed operation.






Figure 4 – PROPERLY TERMINATED TRANSMISSION LINE (Ground Plane Added)




Figure 5 - MECL 10K GATE STRUCTURE AND SWITCHING BEHAVIOR

CIRCUIT DESCRIPTION

The typical MECL 10K circuit, Figure 5, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitter-follower outputs to restore dc levels and provide buffering for transmission line driving. High fan-out operation is possible because of the high input impedance of the differential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR function. The design of the MECL 10H gate is unchanged, with two exceptions. The bias network has been replaced with a voltage regulator, and the differential amplifier source resistor has been replaced with a constant current source. (See section 2 for additional MECL 10H information.)

Power–Supply Connections – Any of the power supply levels, V_{TT} , V_{CC} , or V_{EE} may be used as ground; however, the use of the V_{CC} node as ground results in best noise immunity. In such a case: $V_{CC} = 0$, $V_{TT} = -2.0$ V, $V_{EE} = -5.2$ V.

System Logic Specifications – The output logic swing of 0.85 V, as shown by the typical transfer characteristics curve, varies from a LOW state of $V_{OL} = -1.75$ V to a HIGH state of $V_{OH} = -0.9$ V with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's." Then

"0" =
$$-1.75 \text{ V} = \text{LOW}$$
 typical "1" = $-0.9 \text{ V} = \text{HIGH}$

Circuit Operation – Beginning with all logic inputs LOW (nominal –1.75 V), assume that Q1 through Q4 are cut off because their P–N base–emitter junctions are not conducting, and the forward–biased Q5 is conducting. Under these conditions, with the base of Q5 held at –1.29 V by the VBB network, its emitter will be one diode drop (0.8 V) more negative than its base, or –2.09 V. (The 0.8 V differential is a characteristic of this P–N junction.) The base–to–emitter differential across Q1 – Q4 is then the difference between the common emitter voltage (–2.09 V) and the LOW logic level (–1.75 V) or 0.34 V. This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off.

When any one (or all) of the logic inputs are shifted upward from the -1.75 V LOW state to the -0.9 V HIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on. When this happens, the voltage at the common–emitter point rises from -2.09 V to -1.7 (one diode drop below the -0.9 V base voltage of the input transistor), and since the base voltage of the fixed–bias transistor (Q5) is held at -1.29 V, the base–emitter voltage Q5 cannot sustain conduction. Hence, this transistor is cut off.

This action is reversible, so that when the input signal(s) return to the LOW state, Q1 – Q4 are again turned off and Q5 again becomes forward biased. The collector voltages resulting from the switching action of Q1 – Q4 and Q5 are transferred through the output emitter–follower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.

DEFINITIONS OF LETTER SYMBOLS AND ABBREVIATIONS

Current:			
ICC	Total power supply current drawn from the positive supply by a MECL unit under test.	V_{CB}	Collector–to–base voltage drop of a transistor at specified collector and base currents.
ICBO	Leakage current from input transistor on MECL devices without pulldown resistors when test voltage is applied.	VCC	General term for the most positive power supply voltage to a MECL device (usually ground, except for translator and interface circuits).
ICCH	Current drain from V _{CC} power supply with all inputs at logic HIGH level.	VCC1	Most positive power supply voltage (output devices). (Usually ground for MECL devices.)
ICCL	Current drain from VCC power supply with all inputs at logic LOW level.	VCC2	Most positive power supply voltage (current switches and bias driver). (Usually ground for
ΙΕ	Total power supply current drawn from a MECL test unit by the negative power supply.	VCMR	MECL devices.) The CMR range is referenced to the most
lF	Forward diode current drawn from an input of a saturated logic–to–MECL translator when that input is at 0.4V.		positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between Vppmin and
l _{in}	Current into the input of the test unit when a maximum logic HIGH (VIH max) is applied at that input.		1V. The lower end of the CMR range varies 1:1 with VEE. The numbers in the spectable assume a nominal VEE = -5.2V. Note for PECL
INH	HIGH level input current into a node with a specified HIGH level (V _{IH} max) logic voltage		operation, the V _{CMR} (min) will be fixed at 5.0V – V _{CMR} (min) .
	applied to that node. (Same as I _{In} for positive logic.)	VEE	Most negative power supply voltage for a circuit (usually –5.2 V for MECL devices).
INL	LOW level input current, into a node with a specified LOW level (V _{IL min}) logic voltage applied to that node.	VF	Input voltage for measuring I _F on TTL interface circuits.
IL	Load current that is drawn from a MECL circuit	VIH	Input logic HIGH voltage level (nominal value).
	output when measuring the output HIGH level voltage.	VIH max	Maximum HIGH level input voltage: The most positive (least negative) value of high-level input voltage, for which operation of the logic
ЮН	HIGH level output current: the current flowing into the output, at a specified HIGH level output	VIHA	element within specification limits is guaranteed. Input logic HIGH threshold voltage level.
l _{OL}	voltage. LOW level output current: the current flowing	VIHA min	Minimum input logic HIGH level (threshold)
.OL	into the output, at a specified LOW level output voltage.	VIH min	voltage for which performance is specified. Minimum HIGH level input voltage: The least
los	Output short circuit current.		positive (most negative) value of HIGH level
l _{out}	Output current (from a device or circuit, under such conditions mentioned in context).		input voltage for which operation of the logic element within specification limits is guaranteed.
IOZL	Output off current LOW – The current flowing out	VIL	Input logic LOW voltage level (nominal value).
022	of a disabled 3-state output with a specified LOW output voltage applied.	VIL max	Maximum LOW level input voltage: The most positive (least negative) value of LOW level input voltage for which operation of the logic
lozh	Output off current HIGH – The current flowing into a disabled 3–state output with a specified	VILA	element within specification limits is guaranteed. Input logic LOW threshold voltage level.
I_{R}	HIGH output. Reverse current drawn from a transistor input of	VILA max	Maximum input logic LOW level (threshold) voltage for which performance is specified.
$I_{R'}$	a test unit when VEE is applied to that input. Reverse current leakage into an input of a	VIL min	Minimum LOW level input voltage: The least
'IX	saturated logic MECL/PECL translator when that input is at V _{CC} .		positive (most negative) value of LOW level input voltage for which operation of the logic element within specification limits is guaranteed.
ISC	Short-circuit current drawn from a translator	Vin	Input voltage (to a circuit or device).
	saturating output when that output is at ground potential.	V _{max}	Maximum (most positive) supply voltage, permitted under a specified set of conditions.
Voltage:		Vон	Output logic HIGH voltage level: The voltage
V _{BB} V _{BE}	Reference bias supply voltage. Base—to—emitter voltage drop of a transistor at	011	level at an output terminal for a specified output current, with the specified conditions applied to establish a HIGH level at the output.
	specified collector and base currents.	t _{AA}	Address Access Time
		-7/7	

Voltage (cont.):

VOHA Output logic HIGH threshold voltage level.

VOHA min Minimum output HIGH threshold voltage level

for which performance is specified.

VOH max Maximum output HIGH or high-level voltage for

given inputs.

VOH min Minimum output HIGH or high-level voltage for

given inputs.

VOL Output logic LOW voltage level: The voltage

level at the output terminal for a specified output current, with the specified conditions applied to

establish a LOW level at the output.

VOLA Output logic LOW threshold voltage level.

VOLA max Maximum output LOW threshold voltage level

for which performance is specified.

VOL max Maximum output LOW level voltage for given

inputs.

VOL min Minimum output LOW level voltage for given

inputs.

V_{TT} Line load-resistor terminating voltage for

outputs from a MECL device.

Time Parameters:

t+ Waveform rise time (LOW to HIGH), 10% to

90%, or 20% to 80%, as specified.

t- Waveform fall time (HIGH to LOW), 90% to 10%,

or 80% to 20%, as specified.

t_r Same as t+

tf Same as t-

t+- Propagation Delay, see Figure 12 on page 24.

t-+ Propagation Delay, see Figure 12 on page 24.

tpd Propagation delay, input to output from the 50%

point of the input waveform at pin x (falling edge

 $t_{X\pm V\pm}$ noted by – or rising edge noted by +) to the 50%

point of the output waveform at pin y (falling edge noted by – or rising edge noted by +). (Cf

Figure 12 on page 24.)

t_{X+} Output waveform rise time as measured from

10% to 90% or 20% to 80% points on waveform (whichever is specified) at pin x with input

conditions as specified.

t_{X-} Output waveform fall time as measured from

90% to 10% or 80% to 20% points on waveform

(whichever is specified) at pin x, with input

conditions as specified.

f_{Tog} Toggle frequency of a flip–flop or counter device.

f_{Shift} Shift rate for a shift register.

Temperature:

T_{stg} Maximum temperature at which device may be

stored without damage or performance

degradation.

T_J Junction (or die) temperature of an integrated

circuit device.

T_A Ambient (environment) temperature existing in

the immediate vicinity of an integrated circuit

device package.

θ_JA Thermal resistance of an IC package, junction to

ambient.

θJC Thermal resistance of an IC package, junction to

case.

Ifpm Linear feet per minute.

 θ_{CA} Thermal resistance of an IC package, case to

ambient.

Miscellaneous:

eg Signal generator inputs to a test circuit.

TPin Test point at input of unit under test.

TP_{OUt} Test point at output of unit under test.

D.U.T. Device under test.

Cin Input capacitance.

Cout Output capacitance.

Z_{out} Output impedance.

Pn The total dc power applied to a device, not

including any power delivered from the device to

a load.

R_L Load Resistance.

RT Terminating (load) resistor.

R_D An input pull-down resistor (i.e., connected to

the most negative voltage).

P.U.T. Pin under test.

MECL Logic Surface Mount

WHY SURFACE MOUNT?

Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate step.

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and offer increased functions with the same size product.

MECL AVAILABILITY IN SURFACE MOUNT

ON Semiconductor is now offering MECL 10K and MECL 10H in the PLCC (Plastic Leaded Chip Carrier) packages.

MECL in PLCC may be ordered in conventional plastic rails or on Tape and Reel. Refer to the Tape and Reel section for ordering details.

TAPE AND REEL

ON Semiconductor has now added the convenience of Tape and Reel packaging for our growing family of standard


Integrated Circuit products. The packaging fully conforms to the latest EIA RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.

GENERAL INFORMATION

• Reel Size 13 inch (330 mm) Suffix: R2

Tape Width 16 mmUnits/Reel 1000

MECHANICAL POLARIZATION



ORDERING INFORMATION

- Minimum Lot Size/Device Type = 3000 Pieces.
- No Partial Reel Counts Available.
- To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

EXAMPLE:

ORDERING CODE	SHIPMENT METHOD
MC10101FN	Magazines (Rails)
MC10101FNR2	13 inch Tape and Reel
MC10H101FN	Magazines (Rails)
MC10H101FNR2	13 inch Tape and Reel
MC12015D	Magazines (Rails)
MC12015DR2	13 inch Tape and Reel

DUAL-IN-LINE PACKAGE TO PLCC PIN CONVERSION DATA

The following tables give the equivalent I/O pinouts of Dual-In-Line (DIL) packages and Plastic Leaded Chip Carrier (PLCC) packages.

Pin Conversion Tables

8-Pin DIL to 20-Pin PLCC

8 PIN DIL	1	2	3	4	5	6	7	8
20 PIN PLCC	2	5	7	10	12	15	17	20

14-Pin DIL to 20-Pin PLCC

14 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
20 PIN PLCC	2	3	4	6	8	9	10	12	13	14	16	18	19	20	

16-Pin DIL to 20-Pin PLCC

16 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
20 PIN PLCC	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

20-Pin DIL to 20-Pin PLCC

20 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

24-Pin DIL to 28-Pin PLCC

24 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
28 PIN PLCC	2	3	4	5	6	7	9	10	11	12	13	14	16	17	18	19	20	21	23	24	25	26	27	28	

MECL POSITIVE AND NEGATIVE LOGIC

INTRODUCTION

The increasing popularity and use of emitter coupled logic has created a dilemma for some logic designers. Saturated logic families such as TTL have traditionally been designed with the NAND function as the basic logic function, however, the basic ECL logic function is the NOR function (positive logic). Therefore, the designer may either design ECL systems with positive logic using the NOR, or design

with negative logic using the NAND. Which is the more convenient? On the one hand the designer is familiar with positive logic levels and definitions, and on the other hand, he is familiar with implementing systems using NAND functions. Perhaps a presentation of the basic definitions and characteristics of positive and negative logic will clarify the situation and eliminate misunderstanding.




Figure 6 – Basic MECL Gate Circuit and Logic Function In Positive and Negative Nomenclature.

Circuit diagrams external to ON Semiconductor products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of ON Semiconductor or others.

LOGIC EQUIVALENCIES

Binary logic must have two states to represent the binary 1 and 0. With ECL the typical states are a high level of -0.9 volts and a low level of -1.7 volts. Two choices are possible then to represent the binary 1 and 0. Positive logic defines the 1 or "true" state as the most positive voltage level, whereas negative logic defines the most negative voltage level as the 1 or "true" state. Because of the difference in definition of states, the basic ECL gate is a NOR function in positive logic and is a NAND function in negative logic.

Figure 6 more clearly shows the above comparison of functions. Table 1 lists the output voltage level as a function of input voltage levels of the MECL gate circuit shown. Table 2 translates the voltage levels into the appropriate negative logic levels which show the function to be $C = \overline{A \bullet B}$; that is, the circuit performs the NAND function.

Table 3 translates the equivalent positive logic function into $C = \overline{A + B}$, the NOR function.

Similar comparisons could be made for other positive logic functions. As an example, the positive OR function translates to the negative AND function. Figure 7 shows a comparison of several common logic functions.

Any function available in a logic family may be expressed in terms of positive or negative logic, bearing in mind the definition of logic levels. The choice of logic definition, as previously stated, is dependent on the designer. ON Semiconductor provides both positive and negative logic symbols on data sheets for the popular MECL 10,000 logic series.

				POSITIV	E LOGIC		
INP	UTS						
А	В	AND	OR	NAND	NOR	EXOR	EXNOR
LO LO HI HI	LO HI LO HI	LO LO HI	LO HI HI	HI HI LO	HI LO LO LO	LO HI HI LO	HI LO LO HI
А	В	OR	AND	NOR	NAND	EXNOR	EXOR
INP	UTS			400	44		
				NEGATIV	E LOGIC		

Figure 7 - Comparative Positive and Negative Logic Functions.

SUMMARY

Conversion from one logic form to another or the use of a particular logic form need not be a complicated process. If the designer uses the logic form with which he is familiar and bears in mind the previously mentioned definition of levels, problems arising from definition of logic functions should be minimized.

REFERENCE

Y. Chu, Digital Computer Design Fundamentals New York, McGraw–Hill, 1962

TECHNICAL DATA

GENERAL CHARACTERISTICS AND SPECIFICATIONS

(See pages 15 through 16 for definitions of symbols and abbreviations.)

In subsequent sections of this Data Book, the important MECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section.

In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits;

Transfer Characteristics, which define logic levels and switching thresholds;

DC Parameters, such as output levels, threshold levels, and forcing functions.

AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with MECL circuits.

LETTER SYMBOLS AND ABBREVIATIONS

Throughout this section, and in the subsequent data sheets, letter symbols and abbreviations will be used in discussing electrical characteristics and specifications. The symbols used in this book, and their definitions, are listed on the preceding pages.

MAXIMUM RATINGS

The limit parameters beyond which the life of the devices may be impaired are given in Table 4. In addition, Table 5 provides certain limits which, if exceeded, will not damage the devices, but could degrade the performance below that of the guaranteed specifications.

Table 4 - LIMITS BEYOND WHICH DEVICE LIFE MAY BE IMPAIRED

Characteristic	Symbol	Unit	MECL 10H	MECL 10K
Power Supply	VEE	Vdc	-8.0 to 0	-8.0 to 0
Input Voltage (V _{CC} = 0)	V _{in}	Vdc	0 to VEE	0 to VEE
Output Source Current Continuous	l _{out}	mAdc	50	50
Output Source Current Surge	l _{out}	mAdc	100	100
Storage Temperature	T _{stg}	°C	-65 to +150	-65 to +150
Junction Temperature Ceramic Package	TJ	°C	165	165
Junction Temperature Plastic Package	TJ	°C	140	140

NOTES: 1. Maximum T_J may be exceeded ($\leq 250^{\circ}$ C) for short periods of time (≤ 240 hours) without significant reduction in device life.

Table 5 - LIMITS BEYOND WHICH PERFORMANCE MAY BE DEGRADED

Characteristics	Symbol	Unit	MECL 10H	MECL 10K
Operating Temperature Range Commercial	T _A	°C	0 to +75	-30 to +85
Supply Voltage (V _{CC} = 0)	VEE	Vdc	-4.94 to -5.46	-4.68 to -5.72
Output Drive Commercial	-	Ω	50 Ω to –2.0 Vdc	50 Ω to –2.0 Vdc

NOTES: 1. With airflow ≥ 500 lfpm.

- 2. Functionality only. Data sheet limits are specified for –5.2 V $\pm\,0.010$ V.
- 3. Except MC1648 which has an internal output pulldown resistor.
- 4. Functional and Data sheet limits.

^{2.} For long term (≥ 10 yrs.) max T_J of 110°C required. Max T_J may be exceeded (≤ 175°C) for short periods of time (≤ 240 hours) without significant reduction in device life.

MECL TRANSFER CURVES and SPECIFICATION TEST POINTS

Figure 8 - MECL 10K





Figure 9 - MECL 10H



MECL TRANSFER CURVES

For MECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. Typical transfer curves and associated data for the MECL 10K/10H family are shown in Figure 8 and Figure 9, respectively.

It is not necessary to measure transfer curves at all points of the curves. To guarantee correct operation it is sufficient merely to measure two sets of min/max logic level parameters.

The first set is obtained for 10 K by applying test voltages, V_{IL} $_{\text{min}}$ and V_{IH} $_{\text{max}}$ (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they are between V_{OL} $_{\text{max}}$ and V_{OL} $_{\text{min}}$, and V_O $_{\text{min}}$ specifications.

The second set of logic level parameters relates to the switching thresholds. This set of data is distinguished by an "A" in symbol subscripts. A test voltage, V_{ILA max}, is applied to the gate and the NOR and OR outputs are measured to see that they are above the V_{OHA min} and below the V_{OLA max} levels, respectively. Similar checks are made using the test input voltage V_{IHA min}.

The result of these specifications insures that:

- (a) The switching threshold ($\approx V_{BB}$) falls within the darkest rectangle; i.e. switching does not begin outside this rectangle;
- (b) Quiescent logic levels fall in the lightest shaded ranges;
 - (c) Guaranteed noise immunity is met.

As shown in Figure 10, MECL 10K outputs rise with increasing ambient temperature. All circuits in each family have the same worst–case output level specifications regardless of power dissipation or junction temperature differences to reduce loss of noise margin due to thermal differences.

All of these specifications assume –5.2 V power supply operation. Operation at other power–supply voltages is possible, but will result in further transfer curve changes. Table 6 gives rate of change of output voltages as a function of power supply.

Figure 10 – TYPICAL TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE (MECL 10K)




Table 6 - TYPICAL LEVEL CHANGE RATES / 1V

Voltage	MECL 10H	MECL 10K
$\Delta V_{OH/}\Delta V_{EE}$	0.008	0.016
ΔV _{OL} /ΔV _{EE}	0.020	0.250
$\Delta V_{BB} / \Delta V_{EE}$	0.010	0.148

NOISE MARGIN

"Noise margin" is a measure of logic circuit's resistance to undesired switching. MECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the "A" subscript (VOHA min, VOLA max, VIHA min, VILA max) in the transfer characteristic curves. MECL 10H is specified and tested with:

VOHA min = VOH min VOLA max = VOL max VIHA min = VIH min and

 $V_{ILA\ max} = V_{IL\ max}$

Guaranteed noise margin (NM) is defined as follows:

NMHIGH LEVEL = VOHA min - VIHA min NMLOW LEVEL = VILA max - VOLA max

To see how noise margin is computed, assume a MECL gate drives a similar MECL gate, Figure 11.

At a gate input (point B) equal to V_{ILA max}, MECL gate #2 can begin to enter the shaded transition region.

This is a "worst case" condition, since the $V_{OLA\ max}$ specification point guarantees that no device can enter the transition region before an input equal to $V_{ILA\ max}$ is reached. Clearly then, $V_{ILA\ max}$ is one critical point for noise margin computation, since it is the edge of the transition region.

To find the other critical voltage, consider the output from MECL gate #1 (point A). What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 11 it can be observed that the VOLA max specification insures that the LOW state OR output from gate #1 can be no greater than VOLA max.

Note that $V_{OLA\,max}$ is more negative than $V_{ILA\,max}$. Thus, with $V_{OLA\,max}$ at the input to gate #2, the transition region is not yet reached. (The input voltage to gate #2 is still to the left of $V_{ILA\,max}$ on the transfer curve.)

In order to ever run the chance of switching gate #2, we would need an additional voltage, to move the input from

 $V_{OLA\,max}$ to $V_{ILA\,max}$. This constitutes the "safety factor" known as noise margin. It can be calculated as the magnitude of the difference between the two specification voltages, or for the MECL 10K levels shown:

Similarly, for the HIGH state:


Analogous results are obtained when considering the "NOR" transfer data.


Note that these noise margins are absolute worst case conditions. The lessor of the two noise margins is that for the HIGH state, 125 mV. This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances.

As shown in the table, typical noise margins are usually better than guaranteed – by about 75 mV. For MECL 10H the "noise margin" is 150 mV for NM low and NM high. (See Section 3 for details.)

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on MECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noise—margin specifications, but also other circuit—related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state. In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noise—margin specifications. This subject to discussed in greater detail in the MECL System Design Handbook, HB205/D.

Figure 11 - MECL Noise Margin Data





 * VOHA min = VOH min, VOLA max = VOL max, VIHA min = VIH min and VILA max = VIL max for MECL 10H.

Noise Margin Computations

Family	Guaranteed Worst-Case dc Noise Margin (V)	Typical dc Noise Margin (V)
MECL 10H	0.150	0.270
MECL 10K	0.125	0.210

Specification Points for Determining Noise Margin




AC OR SWITCHING PARAMETERS

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit. They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal, designated as

MECL 10K and MECL 10H Rise and Fall Times

propagation delay, MECL waveform and propagation delay terminologies are depicted in Figure 12. Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for MECL 10K are given in the curves of Figure 13 through Figure 16.

Figure 12 - TYPICAL LOGIC WAVEFORMS



MECL Propagation Delay

Figure 13 – TYPICAL PROPAGATION DELAY t- - versus VFF AND TEMPERATURE (MECL 10K)




Figure 14 – TYPICAL PROPAGATION DELAY t+ + versus VEE AND TEMPERATURE (MECL 10K)




Figure 15 – TYPICAL FALL TIME (90% to 10%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)






Figure 16 – TYPICAL FALL TIME (10% to 90%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)



SETUP AND HOLD TIMES

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For MECL logic devices, t_{setup} is the minimum time (50% -50%) before the positive transition of the clock pulse (C) that information must be present at the Data input (D) to insure proper operation of the device. The t_{hold} is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 17.

Figure 17 – SETUP AND HOLD WAVEFORMS FOR MECL LOGIC DEVICES



TESTING MECL 10H AND MECL 10K

To obtain results correlating with ON Semiconductor circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 18. This test circuit is the standard ac test configuration for most MECL devices. (Exceptions are shown with device specification.)

A solid ground plane is used in the test setup, and capacitors bypass V_{CC1}, V_{CC2}, and V_{EE} pins to ground. All power leads and signal leads are kept as short as possible.

The sampling scope interface runs directly to the 50–ohm inputs of Channel A and B via 50–ohm coaxial cable. Equal–length coaxial cables must be used between the test set and the A and B scope inputs. A 50–ohm coax cable such as RG58/U or RG188A/U, is recommended.

Interconnect fittings should be 50–ohm GR, BNC, Sealectro Conhex, or equivalent. Wire length should be $<\frac{1}{4}$ inch from TP_{in} to input pin and TP_{out} to output pin.

The pulse generator must be capable of 2.0 ns rise and fall times for MECL 10K and 1.5 ns for MECL 10H and MECL

III. In addition, the generator voltage must have an offset to give MECL signal swings of $\approx \pm 400$ mV about a threshold of $\approx +0.7$ V when $V_{CC}=+2.0$ and $V_{EE}=-3.2$ V for ac testing of logic devices.

The power supplies are shifted +2.0 V, so that the device under test has only one resistor value to load into the precision 50–ohm input impedance of the sampling oscilloscope. Use of this technique yields a close correlation between ON Semiconductor and customer testing. Unused outputs are loaded with a 50–ohm resistor (100–ohm for MC105XX devices) to ground. The positive supply (V_{CC}) should be decoupled from the test board by RF type 25 μF capacitors to ground. The V_{CC} pins are bypassed to ground with 0.1 μF , as is the V_{EE} pin.

Additional information on testing MECL 10K and understanding data sheets is found in Application Note AN701/D and the MECL System Design Handbook, HB205/D.




Figure 18 – MECL LOGIC SWITCHING TIME TEST SETUP

OPERATIONAL DATA

POWER SUPPLY CONSIDERATIONS

MECL circuits are characterized with the V_{CC} point at ground potential and the V_{EE} point at -5.2 V. While this MECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the V_{EE} line is applied to the circuit as a common–mode signal which is rejected by the differential action of the MECL input circuit. Noise induced into the V_{CC} line is not cancelled out in this fashion. Hence, a good system ground at the V_{CC} bus is required for best noise immunity. Also, MECL 10H circuits may be operated with V_{EE} at -4.5 V with a negligible loss of noise immunity.

Power supply regulation which will achieve 10% regulation or better at the device level is recommended. The –5.2 V power supply potential will result in best circuit speed. Other values for VEE may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect. (Noise margins and performance specifications of MECL 10H are unaffected by variations in VEE because of the internal voltage regulation.)

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by MECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a 1.0 μF and a 100 pF capacitor at the power entrance to the board, and a 0.01 μF low–inductance capacitor between ground and the -5.2 V line every four to six packages, are recommended.

Most MECL 10H, MECL 10K and MECL III circuits have two V_{CC} leads. V_{CC1} supplies current to the output transistors and V_{CC2} is connected to the circuit logic transistors. The separate V_{CC} pins reduce cross—coupling between individual circuits within a package when the outputs are driving heavy loads. Circuits with large drive capability, similar to the MC10110, have two V_{CC1} pins. All V_{CC} pins should be connected to the ground plane or ground bus as close to the package as possible.

For further discussion of MECL power supply considerations to be made in system designing, see MECL System Design Handbook, HB205/D.

POWER DISSIPATION

The power dissipation of MECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pulldown resistors permits the use of external terminations designed to yield best system performance. To obtain total

operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.

Table 7 lists the power dissipation in the output transistors plus that in the external terminating resistors, for the more commonly used termination values and circuit configurations. To obtain true package power dissipation, one output–transistor power–dissipation value must be added to the specified package power dissipation for each external termination resistor used in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

Table 7 – AVERAGE POWER DISSIPATION IN OUTPUT CIRCUIT WITH EXTERNAL TERMINATING RESISTORS

Terminating Resistor Value	Output Transistor Power Dissipation (mW)	Terminating Resistor Power Dissipation (mW)
150 ohms to -2.0 Vdc	5.0	4.3
100 ohms to -2.0 Vdc	7.5	6.5
75 ohms to -2.0 Vdc	10	8.7
50 ohms to -2.0 Vdc	15	13
2.0 k ohms to VEE	2.5	7.7
1.0 k ohm to VEE	4.9	15.4
680 ohms to VEE	7.2	22.6
510 ohms to VEE	9.7	30.2
270 ohms to V _{EE}	18.3	57.2
82 ohms to V _{CC} and 130 ohms to V _{EE}	15	140

LOADING CHARACTERISTICS

The differential input to MECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with MECL circuits does not normally present a design problem.

Graphs showing typical output voltage levels as a function of load current for MECL 10H, MECL 10K and MECL III shown in Figure 19. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.

While dc loading causes a change in output voltage levels, thereby tending to affect noise margins, ac loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.

MECL circuits typically have a 7 ohm output impedance and a relatively unaffected by capacitive loading on a positive-going output signal. However, the negative-going edge is dependent on the output pulldown or termination resistor. Loading close to a MECL output pin will cause an additional propagation delay of 0.1 ns per fanout load with a 50 ohm resistor to -2.0 Vdc or 270 ohms to -5.2 Vdc. A 100 ohm resistor to -2.0 Vdc or 510 ohms to -5.2 Vdc results in an additional 0.2 ns propagation delay per fanout load.

Terminated transmission line signal interconnections are used for best system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel-terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are affected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1 + C_d/C_o}$. Here C_o is the normal intrinsic line capacitance, and Cd is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a MECL 10K transmission line vary with the line impedance. For example, with $Z_0 = 50$ ohms, maximum stub length would be 4.5 inches (1.8 in. for MECL III). But when Z_0 = 100 ohms, the maximum allowable stub length is decreased to 2.8 inches (1.0 in. for MECL III).

The input loading capacitance of a MECL 10H and MECL 10K gate is about 2.9 pF and 3.3 pF for MECL III. To allow for the IC connector or solder connection and a short stub length, 5 to 7 pF is commonly used in loading calculations.

UNUSED MECL INPUTS


The input impedance of a differential amplifier, as used in the typical MECL input circuit, is very high when the applied signal level is low. Under low-signal conditions, therefore, any leakage to the input capacitance of the gate could cause a gradual buildup of voltage on the input lead, thereby adversely affecting the switching characteristics at low repetition rates.


All single-ended input MECL logic circuits contain input pulldown resistors between the input transistor bases and VEE. As a result, unused inputs may be left unconnected (the resistor provides a sink for ICBO leakage currents, and inputs are held sufficiently negative that circuits will not trigger due to noise coupled into such inputs). Input pulldown resistor values are typically $50 \text{ k}\Omega$ and are not to be used as pulldown resistors for preceding open-emitter outputs.

Some MECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the VBB pin provided, and the other input goes to VEE or is left open.

MECL circuits do not operate properly when inputs are connected to V_{CC} for a HIGH logic level. Proper design practice is to set a HIGH level about -0.9 volts below V_{CC} with a resistor divider, a diode drop, or an unused gate output.

Figure 19 - OUTPUT VOLTAGE LEVELS versus DC LOADING





(LOAD LINES FOR TERMINATION TO VFF (-5.2 VDC) 25°C

SYSTEM DESIGN CONSIDERATIONS

THERMAL MANAGEMENT

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit – from the junction region to the ambient environment. The basic formula (a) for converting power dissipation to estimated junction temperature is:

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JC} + \overline{\theta}_{CA}) \tag{1}$$

or

$$TJ = TA + PD(\overline{\theta}JA)$$
 (2)

where

T_J = maximum junction temperature T_A = maximum ambient temperature PD = calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

 $\frac{\overline{\theta}}{\theta}$ = average thermal resistance, junction to case $\frac{\overline{\theta}}{\theta}$ = average thermal resistance, case to ambient average thermal resistance, junction to ambient

This ON Semiconductor recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL–M–38510 (JAN) MECL 10K devices.

Only two terms on the right side of equation (1) can be varied by the user – the ambient temperature, and the device case—to—ambient thermal resistance, $\overline{\theta}_{CA}$. (To some extent the device power dissipation can be also controlled, but under recommended use the V_{EE} supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\overline{\theta}_{CA}$ thermal resistance term. $\overline{\theta}_{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

Table 8 - THERMAL RESISTANCE VALUES FOR STANDARD MECL I/C PACKAGES

			-	Thermal Resistance	in Still Air					
			Package Desc	ription			θ,			IC No++)
No.	Body	Body	Body	Die	Die Area	Flag Area	(°C/\	vatt)	(*6/\	Vatt)
Leads	Style	Material	WxL	Bond	(Sq. Mils)	(Sq. Mils)	Avg.	Max.	Avg.	Max.
8	DIL	EPOXY	1/4"×3/8"	EPOXY	2496	8100	102	133	50	80
8	DIL	ALUMINA	1/4"×3/8"	SILVER/GLASS	2496	N/A	140	182	35	56
14	DIL	EPOXY	1/4"×3/4"	EPOXY	4096	6400	84	109	38	61
14	DIL	ALUMINA	1/4"×3/4"	SILVER/GLASS	4096	N/A	100	130	25	40
16	DIL	EPOXY	1/4"×3/4"	EPOXY	4096	12100	70	91	34	54
16	DIL	ALUMINA	1/4"×3/4"	SILVER/GLASS	4096	N/A	100	130	25	40
20	PLCC	EPOXY	0.35"×0.35"	EPOXY	4096	14,400	74	82	N/A (6)	N/A (6)
24	DIL (4)	EPOXY	1/2"×1-1/4"	EPOXY	8192	22500	67	87	31	50
24	DIL (5)	ALUMINA	1/2"×1-1/4"	SILVER/GLASS	8192	N/A	50	65	10	16
28	PLCC	EPOXY	0.45"×0.45"	EPOXY	7134	28,900	65	68	N/A (6)	N/A (6)

NOTES

- 1. All plastic packages use copper lead frames ceramic packages use alloy 42 frames.
- 2. Body style DIL is "Dual-In-Line."
- 3. Standard Mounting Methods:
 - a. Dual-In-Line In Socket or P/C board with no contact between bottom of package and socket or P/C board.
 - b. PLCC packages solder attached to traces on 2.24" × 2.24" × 0.062" FR4 type glass epoxy board with 1 oz./S.F. copper (solder coated) mounted to tester with 3 leads of 24 gauge copper wire.
- 4. Case Outline 649
- 5. Case Outline 623

$$6.\theta_{JC} = \theta_{JA} - \left(\frac{T_C - T_A}{P_D}\right)$$

T_C = Case Temperature (determined by thermocouple)

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperature—controlled heatsink, the estimated junction temperature is calculated by:

$$T_{J} = T_{C} + P_{D} (\overline{\theta}_{JC})$$
 (3)

where T_C = maximum case temperature and the other parameters are as previously defined.

The maximum and average thermal resistance values for standard MECL IC packages are given in Table 8. In , this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life (\geq 100,000 hours for ceramic packages).

AIR FLOW

25

The effect of air flow over the packages on $\overline{\theta}_{JA}$ (due to a decrease in $\overline{\theta}_{CA}$) is illustrated in the graphs of Figure 20 through Figure 22. This air flow reduces the thermal resistance of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.


As an example of the use of the information above, the maximum junction temperature for a 16 lead ceramic dual—in—line packaged MECL 10K quad OR/NOR gate (MC10101L) loaded with four 50 ohm loads can be calculated. Maximum total power dissipation (including 4 output loads) for this quad gate is 195 mW. Assume for this thermal study that air flow is 500 linear feet per minute. From Figure 23, $\overline{\theta}$ JA is 50°C/W. With TA (air flow temperature at the device) equal to 25°C, the following maximum junction temperature results:

$$T_{J} = P_{D} (\overline{\theta}_{JA}) + T_{A}$$

$$T_{J} = (0.195 \text{ W}) (50^{\circ}\text{C/W}) + 25^{\circ}\text{C} = 34.8^{\circ}\text{C}$$

Under the above operating conditions, the MECL 10K quad gate has its junction elevated above ambient temperature by only 9.8°C.

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.



(S) 2000 24 Lead 1500 24 Lead 16 Lead 16 Lead 16 Lead 16 Lead 1750 250 8 Lead 1750 8 Lead 1750 8 Lead 1750 8 L

125 140 150

TA, AMBIENT TEMPERATURE - STILL AIR (°C)

Figure 21 - AMBIENT TEMPERATURE

DERATING CURVES (Plastic Dual-In-Line Pkg)

DERATING CURVES (PLCC Pkg) MAXIMUM ALLOWED POWER DISSIPATION (mW/Pkg) 2000 1750 1500 28 Lead 1250 1000 750 20 Lead 500 250 0 25 100 200 TA, AMBIENT TEMPERATURE (°C) — STILL AIR

Figure 22 - AMBIENT TEMPERATURE

200

Figure 23 – AIRFLOW versus THERMAL RESISTANCE
(Ceramic Dual–In–Line Pkg)




Figure 24 – AIRFLOW versus THERMAL RESISTANCE (Plastic Dual-In-Line Pkg)




Figure 25 – AIRFLOW versus THERMAL RESISTANCE (PLCC Pkg)




Table 9 – THERMAL GRADIENT OF JUNCTION TEMPERATURE
(16-Pin MECL Dual-In-Line Package)

Power Dissipation (mW)	Junction Temperature Gradient (°C/Package)	
200	0.4	
250	0.5	
300	0.63	
400	0.88	

Devices mounted on 0.062" PC board with Z axis spacing 0.5". Air flow is 500 lfpm along the Z axis.

The majority of MECL 10H, MECL 10K, and MECL III users employ some form of air–flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last package is a function of the air flow rate and individual package dissipations. Table 9 provides gradient data at power levels of 200 mW, 250 mW, 300 mW, and 400 mW with an air flow rate of 500 lfpm. These figures show the proportionate increase in the junction temperature of each dual–in–line package as the air passes over each

device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

OPTIMIZING THE LONG TERM RELIABILITY OF PLASTIC PACKAGES

Todays plastic integrated circuit packages are as reliable as ceramic packages under most environmental conditions. However when the ultimate in system reliability is required, thermal management must be considered as a prime system design goal.

Modern plastic package assembly technology utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. When exposed to high temperatures for protracted periods of time an intermetallic compound can form in the bond area resulting in high impedance contacts and degradation of device performance. Since the formation of intermetallic compounds is directly related to device junction temperature, it is incumbent on the designer to determine that the device junction temperatures are consistent with system reliability goals.

Predicting Bond Failure Time:

Based on the results of almost ten (10) years of +125°C operating life testing, a special arrhenius equation has been developed to show the relationship between junction temperature and reliability.

(1) T =
$$(6.376 \times 10^{-9})$$
 e $\left[\frac{11554.267}{273.15 + T_J}\right]$

Where:T = Time in hours to 0.1% bond failure (1

failure per 1,000 bonds).

T_J = Device junction temperature, °C.

And:

(2)
$$TJ = TA + PD\theta JA = TA + \Delta TJ$$

Where:T_J = Device junction temperature, °C.

T_A = Ambient temperature, °C.

P_D = Device power dissipation in watts.

 θ_{JA} = Device thermal resistance, junction to air,

°C/Watt.

 ΔT_J = Increase in junction temperature due to

on-chip power dissipation.


Table 10 shows the relationship between junction temperature, and continuous operating time to 0.1% bond failure, (1 failure per 1,000 bonds).

Table 10 – DEVICE JUNCTION TEMPERATURE versus TIME TO 0.1% BOND FAILURES

Junction Temp °C	Time, Hours	Time, Years	
80	1,032,200	117.8	
90	419,300	47.9	
100	178,700	20.4	
110	79,600	9.4	
120	37,000	4.2	
130	17,800	2.0	
140	8,900 1.0		

Table 10 is graphically illustrated in Figure 26 which shows that the reliability for plastic and ceramic devices are the same until elevated junction temperatures induces intermetallic failures in plastic devices. Early and mid–life failure rates of plastic devices are not effected by this intermetallic mechanism.

Figure 26. FAILURE RATE versus TIME JUNCTION TEMPERATURE



MECL Junction Temperatures:

Power levels have been calculated for a number of MECL 10K and MECL 10H devices in 20 pin plastic leaded chip carriers and translated to the resulting increase of junction temperature (Δ TJ) for still air and moving air at 500 LFPM using equation 2 and are shown in Table 11.

Table 11 – INCREASE IN JUNCTION TEMPERATURE DUE TO I/C POWER DISSIPATION.
20 PIN PLASTIC LEADED CHIP CARRIER

11501 4014					.=
MECL 10K Device	AT. °C	∆T၂, °C 500	MECL 10H Device	AT. °C	∆T _J , °C 500
Type	∆T၂, °C Still Air	LFPM	Type	∆T၂, °C Still Air	LFPM
Туре	Ottili Ali	Air	Туре	Ottili Ali	Air
MC10101	21.8	14.1	MC10H016	48.0	30.0
MC10102	17.6	11.4	MC10H100	16.6	10.8
MC10103	17.6	11.4	MC10H101	22.1	14.5
MC10104	20.8	13.4	MC10H102	18.0	11.8
MC10105 MC10106	17.2 13.0	11.2 8.4	MC10H103 MC10H104	18.0 21.0	11.8 13.5
MC10106 MC10107	19.8	12.8	MC10H104 MC10H105	17.8	11.7
MC10109	11.7	7.7	MC10H106	13.2	8.7
MC10110	24.7	16.1	MC10H107	20.0	12.9
MC10111	24.7	16.1	MC10H109	11.9	7.8
MC10113	22.2	14.3	MC10H113	22.8	14.8
MC10114	22.6	14.6	MC10H115	16.7	10.9
MC10115 MC10116	16.7 17.2	10.9 11.1	MC10H116 MC10H117	17.8 16.7	11.7 11.0
MC10117	16.2	10.5	MC10H121	13.9	9.1
MC10121	13.5	8.5	MC10H123	23.1	15.0
MC10123	37.6	24.0	MC10H124	44.2	28.4
MC10124	42.9	27.3	MC10H125	. .	- .
MC10125	-	_	MC10H130	28.2	18.2
MC10131 MC10133	26.9 34.4	17.1 21.9	MC10H135 MC10H136	33.2 61.7	21.4 38.5
MC10133 MC10134	27.0	17.2	MC10H136	44.3	28.0
MC10135	31.9	20.3	MC10H158	25.3	16.4
MC10136	52.3	32.6	MC10H159	27.3	17.7
MC10138	37.0	23.2	MC10H160	32.1	20.5
MC10141	42.7	26.7	MC10H161	41.5	26.7
MC10153	34.4	21.9	MC10H162	41.5	26.7
MC10158 MC10159	23.9 25.8	15.2 16.4	MC10H164 MC10H165	31.9 56.3	20.6 35.8
MC10159	32.0	20.4	MC10H166	44.4	28.3
MC10161	40.7	26.0	MC10H171	41.9	26.9
MC10162	40.7	26.0	MC10H172	41.9	26.9
MC10164	31.3	20.1	MC10H173	32.6	21.1
MC10165	53.7	33.6	MC10H174	32.5	21.0
MC10166 MC10168	43.5 34.4	27.6 21.9	MC10H175 MC10H176	45.9 50.9	29.6 32.3
MC10100 MC10170	29.9	18.9	MC10H179	35.0	22.6
MC10171	41.1	26.2	MC10H180	42.4	27.2
MC10172	41.1	26.2	MC10H181 ⁴	64.4	38.6
MC10173	30.5	19.3	MC10H186	50.2	31.8
MC10174	31.9	20.5	MC10H188	25.8	16.7
MC10175 MC10176	43.7 49.6	27.6 31.3	MC10H189 MC10H209	25.8 18.9	16.7 12.5
MC10176 MC10178	49.6 38.1	23.9	MC10H209 MC10H210	25.0	16.4
MC10178	49.6	31.1	MC10H211	25.0	16.4
MC10188	25.4	16.4	MC10H330 ⁴	65.8	36.1
MC10189	24.6	15.9	MC10H332	52.2	33.5
MC10192	67.0	43.0	MC10H334	77.8	49.3
MC10195	46.7	29.9 17.7	MC10H350	_ 27.2	10.1
MC10197 MC10198	27.7 21.2	17.7	MC10H351 MC10H352	27.2 27.2	18.1 18.1
MC10198	24.5	16.0	MC10H332	37.7	24.3
MC10211	24.6	16.0			
MC10212	24.3	15.8			
MC10216	24.1	15.6			
MC10231	30.6	19.5			

NOTES:

- (1) All ECL outputs are loaded with a 50 Ω resistor and assumed operating at 50% duty cycle.
- (2) AT_J for ECL to TTL translators are excluded since the supply current to the TTL section is dependent on frequency, duty cycle and loading.
- (3) Thermal Resistance (θ_{JA}) measured with PLCC packages solder attached to traces on 2.24" x 2.24" x 0.062" FR4 type glass epoxy board with 1 oz./sq. ft. copper (solder–coated) mounted to tester with 3 leads of 24 gauge copper wire.
 (4) 28 lead PLCC.

Case Example:

After the desired system failure rate has been established for failure mechanisms other than intermetallics, each plastic device in the system should be evaluated for maximum junction temperature using Table 11. Knowing the maximum junction temperature refer to Table 10 or Equation 1 to determine the continuous operating time required to 0.1% bond failures due to intermetallic formation. At this time, system reliability departs from the desired value as indicated in Figure 26.

To illustrate, assume that system ambient air temperature is 55°C (an accepted industry standard for evaluating system failure rates). Reference is made to Table 11 to determine the maximum junction temperature for each device for still air and transverse air flow of 500 LFPM.

Adding the 55°C ambient to the highest, Δ TJ listed, 77.8°C (for the MC10H334 with no air flow), gives a maximum junction temperature of 132.8°C. Reference to Table 10 indicates a departure from the desired failure rate after about 2 years of constant exposure to this junction temperature. If 500 LFPM of air flow is utilized, maximum junction temperature for this device is reduced to 104.3°C for which Table 10 indicates an increased failure rate in about 15 years.

Air flow is one method of thermal management which should be considered for system longevity. Other commonly used methods include heat sinks for higher powered devices, refrigerated air flow and lower density board stuffing.

The material presented here emphasizes the need to consider thermal management as an integral part of system design and also the tools to determine if the management methods being considered are adequate to produce the desired system reliability.

THERMAL EFFECTS ON NOISE MARGIN

The data sheet dc specifications for standard MECL 10K and MECL III devices are given for an operating temperature range from -30°C to $+85^{\circ}\text{C}$ (0° to $+75^{\circ}\text{C}$ for MECL 10H and memories). These values are based on having an airflow of 500 lfpm over socket or P/C board mounted packages with no special heatsinking (i.e., dual—in—line package mounted on lead seating plane with no contact between bottom of package and socket or P/C board and flat package mounted with bottom in direct contact with non—metalized area of P/C board).

The designer may want to use MECL devices under conditions other than those given above. The majority of the low–power device types may be used without air and with higher $\bar{\theta}_{JA}$. However, the designer must bear in mind that junction temperatures will be higher for higher $\bar{\theta}_{JA}$, even though the ambient temperature is the same. Higher junction temperatures will cause logic levels to shift.

As an example, a 300 mW 16 lead dual-in-line ceramic device operated at $\overline{\theta}_{JA} = 100^{\circ}\text{C/W}$ (in still air) shows a HIGH logic level shift of about 21 mV above the HIGH logic level when operated with 500 lfpm air flow and a $\overline{\theta}_{JA} = 50^{\circ}\text{C/W}$. (Level shift = $\Delta T_J \times 1.4 \text{ mV/}^{\circ}\text{C}$).

If logic levels of individual devices shift by different amounts (depending on P_D and θ_{JA}), noise margins are somewhat reduced. Therefore, the system designer must lay out his system bearing in mind that the mounting procedures to be used should minimize thermal effects on noise margin.

The following sections on package mounting and heatsinking are intended to provide the designer with sufficient information to insure good noise margins and high reliability in MECL system use.

MOUNTING AND HEATSINK SUGGESTIONS


With large high–speed logic systems, the use of multilayer printed circuit boards is recommended to provide both a better ground plane and a good thermal path for heat dissipation. Also, a multilayer board allows the use of microstrip line techniques to provide transmission line interconnections.

Two-sided printed circuit boards may be used where board dimensions and package count are small. If possible, the V_{CC} ground plane should face the bottom of the package to form the thermal conduction plane. If signal lines must be placed on both sides of the board, the V_{EE} plane may be used as the thermal plane, and at the same time may be used as a pseudo ground plane. The pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the V_{CC} ground plane (now on the opposite side of the board from the packages), thus maintaining a microstrip signal line environment.

Two-ounce copper P/C board is recommended for thermal conduction and mechanical strength. Also, mounting holes for low power devices may be countersunk to allow the package bottom to contact the heat plane. This technique used along with thermal paste will provide good thermal conduction.


Printed channeling is a useful technique for conduction of heat away from the packages when the devices are soldered into a printed circuit board. As illustrated in Figure 27, this heat dissipation method could also serve as VEE voltage distribution or as a ground bus. The channels should terminate into channel strips at each side or the rear of a plug—in type printed circuit board. The heat can then be removed from the circuit board, or board slide rack, by means of wipers that come into thermal contact with the edge channels.

Figure 27 – CHANNEL/WIPER HEATSINKING ON DOUBLE LAYER BOARD



For operating some of the higher power device types* in 16 lead dual–in–line packages in still air, requiring $\overline{\theta}_{JA}$ <100°C/W, a suitable heatsink is the IERC LIC–214A2WCB shown in Figure 28. This sink reduces the still air $\overline{\theta}_{JA}$ to around 55°C/W. By mounting this heatsink directly on a copper ground plane (using silicone paste) and passing 500 lfpm air over the packages, $\overline{\theta}_{JA}$ is reduced to approximately 35°C/W, permitting use at higher ambient temperatures than +85°C (+75°C for MECL 10H memories) or in lowering T_J for improved reliability.

Figure 28 – MECL HIGH-POWER DUAL-IN-LINE PACKAGE MOUNTING METHOD



It should be noted that the use of a heatsink on the top surface of the dual—in—line package is not very effective in lowering the $\bar{\theta}_{JA}$. This is due to the location of the die near the bottom surface of the package. Also, very little (< 10%) of the internal heat is withdrawn through the package leads due to the isolation from the ceramic by the solder glass seals and the limited heat conduction from the die through 1.0 to 1.5 mil aluminum bonding wires.

INTERFACING MECL TO SLOWER LOGIC TYPES

MECL circuits are interfaceable with most other logic forms. For MECL/TTL/DTL interfaces, when MECL is operated at the recommended –5.2 volts and TTL/DTL at +5.0 V supply, currently available translator circuits, such as the MC10124 and MC10125, may be used.

For systems where a dual supply (–5.2 V and +5 V) is not practical, the MC10H350 includes four single supply MECL to TTL translators, or a discrete component translator can be designed. For details, see MECL System Design Handbook (HB205/D). Such circuits can easily be made fast enough for any available TTL.

MECL also interfaces readily with MOS. With CMOS operating at +5 V, any of the MECL to TTL translators works very well.

Specific circuitry for use in interfacing MECL families to other logic types is given in detail in the MECL System Design Handbook.

Complex MECL 10K devices are presently available for interfacing MECL with MOS logic, MOS memories, TTL three–state circuits, and IBM bus logic levels. See Application Note AN720/D for additional interfacing information.

CIRCUIT INTERCONNECTIONS

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high–speed logic cards. Not only do multilayer boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages. This is particularly beneficial with MECL III which has relatively fast (1 ns) rise and fall times. Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for MECL III layouts and are justified when operating MECL 10H and MECL 10K at top circuit speed, when high–density package is a requirement, or when transmission line interconnects are used.

Point-to-point back-plane wiring without matched line terminations may be employed for MECL interconnections if line runs are kept short. At MECL 10K speeds, this applies to line runs up to 6 inches, for MECL 10H and MECL III up to 1 inch (Maximum open wire lengths for less than 100 mV undershoot). But, because of the open-emitter outputs of MECL 10H, MECL 10K and MECL III circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 29 through Figure 31.

Resistor values for the connection in Figure 29 may range from 270 ohms to $k\Omega$ depending on power and load requirements. (See MECL System Design Handbook.) Power may be saved by connecting pull–down resistors in the range of 50 ohms to 150 ohms, to –2.0 Vdc, as shown in Figure 30. Use of a series damping resistor, Figure 31, will extend permissible lengths of unmatched–impedance interconnec– tions, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length,** while limiting overshoot and undershoot to a predetermined amount. Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance, the open emitter–follower outputs of MECL 10H, MECL III and MECL 10K give the system designer all possible line driving options.

^{* 10136} and 10H136 Max $P_D > 800$ mW.

^{**} Limited only by line attenuation and band-width characteristics.

One major advantage of MECL over saturated logic is its capability for driving matched–impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The MECL 10H and MECL 10K emitter–follower output transistors will drive a 50–ohm transmission line terminated to –2.0 Vdc. This is the equivalent current load of 22 mA in the HIGH logic state and 6 mA in the LOW state.

Parallel termination of transmission lines can be done in two ways. One, as shown in Figure 32, uses a single resistor whose value is equal to the impedance ($Z_{\rm O}$) of the line. A terminating voltage ($V_{\rm TT}$) of –2.0 Vdc must be supplied to the terminating resistor.


Another method of parallel termination uses a pair of resistors, R1 and R2. Figure 33 illustrates this method. The following two equations are used to calculate the values of R1 and R2:

$$R1 = 1.6 Z_0$$

 $R2 = 2.6 Z_0$

Another popular approach is the series—terminated transmission line (see Figure 32 and Figure 33). This differs from parallel termination in that only one—half the logic swing is propagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.

PULL-DOWN RESISTOR TECHNIQUES



To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by MECL circuits which have high impedance inputs. Using the appropriate terminating resistor (RS) at point A (Figure 34), the reflections in the transmission line will be terminated.

Figure 32 - PARALLEL TERMINATED LINE




Figure 33 – PARALLEL TERMINATION – THEVENIN EQUIVALENT





Figure 34 - SERIES TERMINATED LINE



The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points.

For board—to—board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any MECL function may be connected to one end of the twisted pair line, and any MECL differential line receiver to the other as shown in the example, Figure 35. RT is used to terminate the twisted pair line. The 1 to 1.5 V common—mode noise rejection of the line receiver ignores common—mode cross talk, permitting multiple twisted pair lines to be tied into cables. MECL signals may be sent very long distances (> 1000 feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made.

If timing is critical, parallel signals paths (shown in Figure 36) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path.

Wire-wrapped connections can be used with MECL 10K. For MECL III and MECL 10H, the fast edge speeds (1 ns) create a mismatch at the wire-wrap connections which can cause reflections, thus reducing noise immunity. The mismatch occurs also with MECL 10K, but the distance between the wire-wrap connections and the end of the line is generally short enough so the reflections cause no problem.

Series damping resistors may be used with wire—wrapped lines to extend permissible backplane wiring lengths. Twisted pair lines may be used for even longer distances across large wire—wrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single—ended, or differentially using a line receiver.

The recommended wire—wrapped circuit cards have a ground plane on one side and a voltage plane on the other side to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wire—wrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize cross talk between parallel paths in the signal lines. Point—to—point wire routing is recommended because cross talk will be minimized and line lengths will be shortest. Commercial wire—wrap boards designed for MECL 10K are available from several vendors.

Figure 35 – TWISTED PAIR LINE DRIVER/RECEIVER






Figure 36 - PARALLEL FANOUT TECHNIQUES



Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant—width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 37). The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material.

Figure 37 – PC INTERCONNECTION LINES FOR USE WITH MECL



Stripline is used with multilayer circuit boards as shown in Figure 37. Stripline consists of a constant—width conductor between two ground planes.

Refer to MECL System Design Handbook for a full discussion of the properties and use of these.

CLOCK DISTRIBUTION

Clock distribution can be a system problem. At MECL 10K speeds, either coaxial cable or twisted pair line (using

the MC10101 and MC10115) can be used to distribute clock signals throughout a system. Clock line lengths should be controlled and matched when timing could be critical. Once the clocking signals arrive on card, a tree distribution should be used for large–fanouts at high frequency. An example of the application of the technique is shown in Figure 38.


Because of the very high clock rates encountered in MECL III systems, rules for clocking are more rigorous than in slower systems.

The following guidelines should be followed for best results:

A. On-card Synchronous Clock Distribution via Transmission Line

- 1. Use the NOR output in developing clock chains or trees. Do not mix OR and NOR outputs in the chain.
- 2. Use balanced fanouts on the clock drivers.
- 3. Overshoot can be reduced by using two parallel drive lines in place of one drive line with twice the lumped load.

Figure 38 – 64 FANOUT CLOCK DISTRIBUTION (PROPER TERMINATION REQUIRED)



4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to within 1 ns.

- 5. Parallel drive gates should be used when clocking repetition rates are high, or when high capacitance loads occur. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz bandwidth can be gained by paralleling two or three clock driver gates.
- 6. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid large lumped loads at the end of lines greater than 3 inches. A lumped load, if used, should be four or fewer loads.
- 7. For wire—OR (emitter dotting), two—way lines (busses) are recommended. To produce such lines, both ends of a transmission line are terminated with 100—ohm impedance. This method should be used when wire—OR connections exceed 1 inch apart on a drive line.

B. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1660 may be used to drive into twisted pair lines or into flat, fixed-impedance ribbon cable. At the far end of the twisted pair on MC1692 differential line receiver is used. The line should be terminated as shown in Figure 35. This method not only provides high speed, board-to-board clock distribution, but also provides system noise margin advantages. Since the line receiver operates independently of the VBB reference voltage (differential inputs) the noise margin from board to board is also independent of temperature differentials.

LOGIC SHORTCUTS

MECL circuitry offers several logic design conveniences. Among these are:

- 1. **Wire-OR** (can be produced by wiring MECL output emitters together outside packages).
- 2. **Complementary Logic Outputs** (both OR and NOR are brought out to package pins in most cases).

An example of the use of these two features to reduce gate and package count is shown in Figure 39.


The connection shown saves several gate circuits over performing the same functions with non–ECL type logic. Also, the logic functions in Figure 39 are all accomplished with one gate propagation delay time for best system speed. Wire–ORing permits direct connections of MECL circuits to busses. (MECL System Design Handbook and Application Note AN726/D).

Propagation delay is increased approximately 50 ps per wire—OR connection. In general, wire—OR should be limited to 6 MECL outputs to maintain a proper LOW logic level. The MC10123 is an exception to this rule because it has a special V_{OL} level that allows very high fanout on a bus or wire—OR line. The use of a single output pull—down resistor is recommended per wire—OR, to economize on power

dissipation. However, two pull-down resistors per wired-OR can improve fall times and be used for double termination of busses.

Wire-OR should be done between gates in a package or nearby packages to avoid spikes due to line propagation delay. This does not apply to bus lines which activate only one driver at a time.

Figure 39 – USE OF WIRE-OR AND **COMPLEMENTARY OUTPUTS**



SYSTEM CONSIDERATIONS - A SUMMARY OF RECOMMENDATIONS

	ME	ECL 10H	MECL 10K
Power Supply Regulation	±	:5% (1)	10% (2)
On–Card Temperature Gradient		20°C	Less Than 25°C
Maximum Non–Transmission Line Length (No Damping Resistor)		1″	8"
Unused Inputs	Leav	e Open (3)	Leave Open (3)
PC Board	M	ultilayer	Standard 2–Sided or Multilayer
Cooling Requirements	500	Olfpm Air	500 Ifpm Air
Bus Connection Capability	Yes	(Wire-OR)	Yes (Wire-OR)
Maximum Twisted Pair Length (Differential Drive)	Resp L	ed By Cable conse Only, Jsually >1000'	Limited by Cable Response Only, Usually >1000'
The Ground Plane to Occupy Percent Area of Card		>75%	>50%
Wire Wrap may be used	Not Re	commended	Yes
Compatible with MECL 10,000		Yes	_

⁽¹⁾ All dc and ac parameters guaranteed for V_{EE} = -5.2 V ± 5%.
(2) At the devices (functional only).
(3) Except special functions without input pull-down resistors.

APPLICATIONS ASSISTANCE FORM

In the event that you have any questions or concerns about the performance of any ON Semiconductor device listed in this catalog, please contact your local ON Semiconductor sales office or the ON Semiconductor Help line for assistance. If further information is required, you can request direct factory assistance.

Please fill out as much of the form as is possible if you are contacting ON Semiconductor for assistance or are sending devices back to ON Semiconductor for analysis. Your information can greatly improve the accuracy of analysis and can dramatically improve the correlation response and resolution time.

Items 4 thru 8 of the following form contain important questions that can be invaluable in analyzing application or device problems. It can be used as a self-help diagnostic guideline or for a baseline of information gathering to begin a dialog with ON Semiconductor representatives.

10	I Semiconductor Device Correlation/Component Analysis Request Form
	lease fill out entire form and return with devices to ON Semiconductor, R&QA DEPT., 5005 E. McDowell Rd., Phx, AZ 85008.
1)	Name of Person Requesting Correlation:
	Name of Person Requesting Correlation: Phone No: Job Title: Company:
2)	Alternate Contact: Phone/Position:
	Device Type (user part number):
4)	Industry Generic Device Type:
	# of devices tested/sampled:
	# of devices in question*:
	# returned for correlation:
	* In the event of 100% failure, does Customer have other date codes of ON Semiconductor devices that pass inspection?
	Yes No Please specify passing date code(s) if applicable
	If none, does customer have viable alternate vendor(s) for device type?
	Yes No Alternate vendor's name
6)	Date code(s) and <u>Serial Number(s)</u> of devices returned for correlation – If possible, please provide one or two "good" units (ON Semiconductor's and/or other vendor) for comparison:
7)	Describe LISER process that device(s) are questionable in:
")	Describe USER process that device(s) are questionable in:
	Incoming component inspection {test system = ?}:
	Design prototyping:
	Board test/burn-in:
	Other (please describe):
8)	Please describe the device correlation operating parameters as completely as possible for device(s) in question:
-	Describe all pin conditions (e.g. floating, high, low, under test, stimulated but not under test, whatever), including any input
	or output loading conditions (resistors, caps, clamps, driving devices or devices being driven). Potentially critical information includes:
	Input waveform timing relationships
	Input edge rates
	Input Overshoot or Undershoot – Magnitude and Duration
	Output Overshoot or Undershoot – Magnitude and Duration
>	Photographs, plots or sketches of relevant inputs and outputs with voltages and time divisions clearly identified for all
	waveforms are greatly desirable.
>	VCC and Ground waveforms should be carefully described as these characteristics vary greatly between applications and test
	systems. Dynamic characteristics of Ground and VCC during device switching can dramatically effect input and internal
	operating levels. Ground & VCC measurements should be made as physically close to the device in question as possible.
>	Are there specific circumstances that seem to make the questionable unit(s) worse? Better?
	Temperature
	Vcc
	Input rise/fall time
	Output loading (current/capacitance)
	Others
>	ATE functional data should include pattern with decoding key and critical parameters such as VCC, input voltages, Func step

rate, voltage expected, time to measure.

CHAPTER 2 MECL 10H Data Sheets

MECL 10H	Selector Guide	 	 	 	4
MECL 10H	Introduction	 	 	 	42
MECL 10E	I Data Sheets				4

MECL 10H INTEGRATED CIRCUITS

MC10H100 SERIES 0 TO 75°C

Function Selection - (0 to +75°C)


NOR Gate	Function	Device	Case
Quad 2-Input MC10H102 620, 648, 775 Triple 4-3-3 Input MC10H106 620, 648, 775 OR Gate Concept of Michael State of M	NOR Gate		
Triple 4-3–3 Input Dual 3-Poutput MC10H106 MC10H211 620, 648, 775 620, 648, 775 620, 648, 775 MC10H210 620, 648, 775 MC10H109 620, 648, 775 MC10H109 620, 648, 775 MC10H109 620, 648, 775 MC10H113 620, 648, 775 MC10H114 MC10H121 620, 648, 775 MC10H189 MC10H189 MC10H	Quad 2-Input with Strobe	MC10H100	620, 648, 775
Dual 3-Input 3-Output MC10H211 620, 648, 775 OR Gate CR Quad 2-Input Dual 3-Input 3-Output MC10H103 620, 648, 775 AND Gates WC10H1210 620, 648, 775 Quad AND MC10H104 620, 648, 775 Complex Gates Quad OR/NOR MC10H101 620, 648, 775 Triple 2-3-2 Input OR/NOR MC10H105 620, 648, 775 Dual 4-5 Input OR/NOR MC10H109 620, 648, 775 Quad Exclusive OR MC10H109 620, 648, 775 Dual 2-Wide OR-AND/OR-AND MC10H113 620, 648, 775 INVERT MC10H113 620, 648, 775 Hex Buffer will-Rable MC10H112 620, 648, 775 Hex Buffer will-Rable MC10H189 620, 648, 775 Hex Inverter will-Rable MC10H189 620, 648, 775 Translators MC10H189 620, 648, 775 Quad MECL to TTL MC10H124 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775	Quad 2-Input	MC10H102	620, 648, 775
OR Gate Quad 2-Input MC10H103 620, 648, 775 AND Gates Bual 3-Input 3-Output MC10H210 620, 648, 775 AND Gates Complex Gates Bual 3-MD MC10H104 620, 648, 775 Complex Gates Complex Gates MC10H101 620, 648, 775 620, 648, 775 Complex Causive ORNOR MC10H107 620, 648, 775 620, 648, 775 620, 648, 775 Dual 4-5 Input OR/NOR MC10H109 620, 648, 775 620, 648, 775 620, 648, 775 Dual 2-Wide OR-AND/OR-AND MC10H117 620, 648, 775 620, 648, 775 620, 648, 775 Hex Buffer wEnable MC10H1121 620, 648, 775 620, 648, 775 620, 648, 775 Translators MC10H188 620, 648, 775 620, 648, 775 620, 648, 775 Translators MC10H189 620, 648, 775 620, 648, 775 Quad TLI to MECL MC10H189 620, 648, 775 Quad TLI to MECL MC10H124 620, 648, 775 Quad MECL-to TTL MC10H125 620, 648, 775 Quad TLI to MECL MC10H125 620, 648, 775 <td>Triple 4-3-3 Input</td> <td>MC10H106</td> <td>620, 648, 775</td>	Triple 4-3-3 Input	MC10H106	620, 648, 775
Quad 2-Input	Dual 3-Input 3-Output	MC10H211	620, 648, 775
Dual 3-Input 3-Output MC10H210 620, 648, 775	OR Gate	•	-
Quad AND	Quad 2-Input	MC10H103	620, 648, 775
Quad AND MC10H104 620, 648, 775	Dual 3-Input 3-Output	MC10H210	620, 648, 775
Complex Gates Quad OR/NOR MC10H101 620, 648, 775 Triple 2–3–2 Input OR/NOR MC10H105 620, 648, 775 Triple Exclusive OR/NOR MC10H109 620, 648, 775 Dual 4–5 Input OR/NOR MC10H109 620, 648, 775 Quad Exclusive OR MC10H113 620, 648, 775 Dual 2–Wide OR–AND/OR–AND MC10H117 620, 648, 775 INVERT MC10H121 620, 648, 775 Hex Buffer w/Enable MC10H188 620, 648, 775 Hex Inverter w/Enable MC10H189 620, 648, 775 Guad TTL to MECL MC10H124 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775 Quad MECL-to-TTL Translator, Single Power Supply (–5.2 V or +5.0 V) MC10H350 620, 648, 775 Quad TTL/NMOS to MECL Translator MC10H351 732, 738, 775 Quad TCL to MECL, ECL Strobe MC10H352 732, 738, 775 Quad TTL Translator MC10H100H600 776 9-Bit TL-ECL Translator MC10H100H600 776 9-Bit Latch/TL-ECL Translator MC10H100H601 776	AND Gates	•	•
Quad OR/NOR	Quad AND	MC10H104	620, 648, 775
Triple 2-3-2 Input OR/NOR MC10H105 620, 648, 775 Triple Exclusive OR/NOR MC10H107 620, 648, 775 Quad Exclusive OR MC10H109 620, 648, 775 Dual 2-Wide OR-AND/OR-AND MC10H117 620, 648, 775 INVERT MC10H117 620, 648, 775 4-Wide OR-AND/OR-AND INVERT MC10H121 620, 648, 775 Hex Buffer w/Enable MC10H188 620, 648, 775 Hex Inverter w/Enable MC10H189 620, 648, 775 Wad TLL to MECL MC10H124 620, 648, 775 Hex Inverter w/Enable MC10H125 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775 Quad TL to MECL, ECL Strobe MC10H135 732, 738, 77	Complex Gates		
Triple Exclusive OR/NOR MC10H107 620, 648, 775 Dual 4-5 Input OR/NOR MC10H109 620, 648, 775 Quad Exclusive OR MC10H113 620, 648, 775 Dual 2-Wide OR—AND/OR-AND MC10H117 620, 648, 775 INVERT MC10H121 620, 648, 775 Hex Buffer w/Enable MC10H189 620, 648, 775 Hex Inverter W/Enable MC10H189 620, 648, 775 Hex Inverter w/Enable MC10H189 620, 648, 775 Wad TTL to MECL MC10H124 620, 648, 775 Quad TTL to MECL MC10H125 620, 648, 775 Quad MECL-to-TTL Translator, Single Power Supply (-5.2 V or +5.0 V) MC10H350 620, 648, 775 Quad TTL to MECL ECL Strobe MC10H351 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H352 732, 738, 775 Palit TL-ECL Translator MC10H140H600 776 9-Bit ECL-TTL Translator MC10H/100H600 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 Registered Hex TTL-PECL Translator MC10H10H605 776 Registered Hex TTL-PECL Transl	Quad OR/NOR	MC10H101	620, 648, 775
Dual 4-5 Input OR/NOR MC10H109 620, 648, 775 MC10H113 620, 648, 775 MC10H117 620, 648, 775 MC10H117 620, 648, 775 MC10H117 620, 648, 775 MC10H117 620, 648, 775 MC10H118 620, 648, 775 MC10H189 MC10H189 MC10H189 620, 648, 775 MC10H124 620, 648, 775 MC10H125 620, 648, 775 MC10H350 MC10H350 MC10H350 MC10H350 MC10H351 732, 738, 775 MC10H352 732, 738, 775 MC10H352 732, 738, 775 MC10H360 MC10H100H600 MC10H111 MC10H100H600 MC10H111	Triple 2-3-2 Input OR/NOR	MC10H105	620, 648, 775
Quad Exclusive OR MC10H113 620, 648, 775 Dual 2-Wide OR-AND/OR-AND MC10H117 620, 648, 775 INVERT MC10H117 620, 648, 775 4-Wide OR-AND/OR-AND INVERT MC10H121 620, 648, 775 Hex Buffer w/Enable MC10H188 620, 648, 775 Hex Inverter w/Enable MC10H189 620, 648, 775 Translators WC10H189 620, 648, 775 Quad TL to MECL MC10H124 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775 Quad MECL to TTL MC10H350 620, 648, 775 Quad MECL Teot-TTL Translator MC10H350 620, 648, 775 Quad TL/NMOS to MECL Translator MC10H351 732, 738, 775 Quad TL to MECL, ECL Strobe MC10H351 732, 738, 775 P-Bit TL-ECL Translator MC10H100H600 776 9-Bit Latch/TL-ECL Translator MC10H100H600 776 9-Bit Latch/ECL-TTL Translator MC10H100H601 776 Registered Hex TTL-ECL Translator MC10H100H605 776 Registered Hex ECL-TTL Translator MC10H100H606	Triple Exclusive OR/NOR	MC10H107	620, 648, 775
Dual 2-Wide OR-AND/OR-AND MC10H117	Dual 4-5 Input OR/NOR	MC10H109	620, 648, 775
INVERT	Quad Exclusive OR	MC10H113	620, 648, 775
4-Wide OR-AND/OR-AND INVERT MC10H121 620, 648, 775 Hex Buffer w/Enable MC10H188 620, 648, 775 Translators WC10H189 620, 648, 775 Quad TTL to MECL MC10H124 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775 Quad MECL -to-TTL Translator, Single Power Supply (-5.2 V or +5.0 V) MC10H350 620, 648, 775 Quad TTL/MOS to MECL Translator MC10H351 732, 738, 775 Quad CMOS to MECL Translator MC10H351 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H351 732, 738, 775 P-Bit TTL-ECL Translator MC10H100H600 776 9-Bit ECL-TTL Translator MC10H/100H600 776 9-Bit Latch/TL-ECL Translator MC10H/100H601 776 9-Bit Latch/TL-ECL Translator MC10H/100H603 776 Registered Hex ECL-TTL Translator MC10H/100H604 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H110 620, 648, 775 Receivers MC10H1130 620, 648, 775		MC10H117	620, 648, 775
Hex Inverter w/Enable MC10H189 620, 648, 775 Translators		MC10H121	620, 648, 775
Translators	Hex Buffer w/Enable	MC10H188	620, 648, 775
Quad TTL to MECL MC10H124 620, 648, 775 Quad MECL to TTL MC10H125 620, 648, 775 Quad MECL-to-TTL Translator, Single Power Supply (-5.2 V or +5.0 V) MC10H350 620, 648, 775 Quad TTL/NMOS to MECL Translator MC10H351 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H352 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H424 620, 648, 775 9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit Latch/TTL-ECL Translator MC10H/100H601 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Pegistered Hex TTL-ECL Translator MC10H/100H603 776 Registered Hex ECL-TTL Translator MC10H/100H603 776 Registered Hex PECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Receivers MC10H115 620, 648, 775 Quad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H113 620, 648, 775 Pilp-Flop Latches MC10H130 620, 648, 775	Hex Inverter w/Enable	MC10H189	620, 648, 775
Quad MECL to TTL MC10H125 620, 648, 775 Quad MECL-to-TTL Translator, Single Power Supply (-5.2 V or +5.0 V) MC10H350 620, 648, 775 Quad TTL/NMOS to MECL Translator Quad CMOS to MECL Translator MC10H351 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H424 620, 648, 775 9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex ECL-TTL Translator MC10H/100H606 776 Receivers MC10H115 620, 648, 775 Quad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H130 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 62	Translators		
Quad MECL-to-TTL Translator, Single Power Supply (-5.2 V or +5.0 V) MC10H350 620, 648, 775 Quad TTL/NMOS to MECL Translator Quad CMOS to MECL Translator MC10H351 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H4352 732, 738, 775 9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit ECL-TTL Translator MC10H/100H601 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H603 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H607 776 Receivers MC10H/100H607 776 Quad Line Receiver MC10H115 620, 648, 75 Triple Line Receiver MC10H113 620, 648, 75 Pual D Latch MC10H130 620, 648, 75 Dual D Master Slave Flip-Flop MC10H131 620, 648, 75 Mex D Flip-Flop MC10H176 620, 648, 75	Quad TTL to MECL	MC10H124	620, 648, 775
Power Supply (-5.2 V or +5.0 V)	Quad MECL to TTL	MC10H125	620, 648, 775
Quad TTL/NMOS to MECL Translator MC10H351 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H352 732, 738, 775 9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit ECL-TTL Translator MC10H/100H601 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H604 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H115 620, 648, 75 Registered Hex PECL-TTL Translator MC10H116 620, 648, 75 Pual D Latch MC10H116 620, 648, 75 Dual D Latch MC10H116 620, 648, 75 Dual D Master Slave Flip-Flop MC10H131 620, 648, 75 Hex D Flip-Flop W/Common Reset MC10H176 620, 648, 75			
Quad CMOS to MECL Translator MC10H352 732, 738, 775 Quad TTL to MECL, ECL Strobe MC10H424 620, 648, 775 9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit ECL-TTL Translator MC10H/100H601 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H604 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H607 776 Receivers MC10H115 620, 648, 775 Guad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H113 620, 648, 775 Flip-Flop Latches MC10H130 620, 648, 775 Dual D Latch MC10H131 620, 648, 775 Dual J -K Master Slave Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop W/Common Reset		1	
Quad TTL to MECL, ECL Strobe MC10H424 620, 648, 775 9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit ECL-TTL Translator MC10H/100H601 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H605 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H607 776 Receivers MC10H/100H607 776 Receivers MC10H115 620, 648, 775 Quad Line Receiver MC10H115 620, 648, 75 Triple Line Receiver MC10H116 620, 648, 75 Flip-Flop Latches MC10H130 620, 648, 75 Dual D Latch MC10H131 620, 648, 75 Dual D Master Slave Flip-Flop MC10H131 620, 648, 75 Hex D Flip-Flop W/Common Reset MC10H176 620, 648, 775 Quint Latch MC10H176 620, 648,		•	
9-Bit TTL-ECL Translator MC10H/100H600 776 9-Bit ECL-TTL Translator MC10H/100H601 776 9-Bit Latch/TCL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H605 776 Registered Hex ECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Receivers MC10H/100H607 776 Receiver Quad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches Dual D Latch MC10H130 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Hex D Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H176 620, 648, 775 Encoders Decoders MC10H161 620, 648, 775 Binary to 1-8 (Low) MC10H1		1	
9-Bit ECL-TTL Translator MC10H/100H601 776 9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H604 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H607 776 Receiver Quad Line Receiver MC10H115 620, 648, 751 Triple Line Receiver MC10H116 620, 648, 751 Triple Line Receiver MC10H130 620, 648, 751 Triple Line Receiver MC10H130 620, 648, 751 Dual D Latch MC10H131 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Mex D Flip-Flop MC10H135 620, 648, 775 Quint Latch MC10H176 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H175 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161		1	
9-Bit Latch/TTL-ECL Translator MC10H/100H602 776 9-Bit Latch/ECL-TTL Translator MC10H/100H603 776 Registered Hex TTL-ECL Translator MC10H/100H604 776 Registered Hex ECL-TTL Translator MC10H/100H605 776 Registered Hex PECL-TTL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H607 776 Receiver Quad Line Receiver MC10H115 620, 648, 751B, 775 Flip-Flop Latches Dual D Latch MC10H130 620, 648, 755 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Dual J-K Master Slave Flip-Flop MC10H135 620, 648, 775 Pux D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H176 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 B-Input Priority E		l .	
9-Bit Latch/ECL_TTL Translator MC10H/100H603 776 Registered Hex TTL_ECL Translator MC10H/100H604 776 Registered Hex ECL_TTL Translator MC10H/100H605 776 Registered Hex TTL_PECL Translator MC10H/100H606 776 Registered Hex PECL_TTL Translator MC10H/100H607 776 Receivers Quad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches Dual D Latch MC10H130 620, 648, 755 Dual D Latch MC10H131 620, 648, 775 Dual J-K Master Slave Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H176 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H175 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775		1	
Registered Hex TTL–ECL Translator MC10H/100H604 776 Registered Hex ECL–TTL Translator MC10H/100H605 776 Registered Hex TTL–PECL Translator MC10H/100H606 776 Registered Hex PECL–TTL Translator MC10H/100H607 776 Receivers MC10H115 620, 648, 775 G20, 648, 751B, 775 Flip–Flop Latches MC10H130 620, 648, 775 Dual D Latch MC10H130 620, 648, 775 MC10H131 620, 648, 775 Dual J–K Master Slave Flip–Flop MC10H135 620, 648, 775 MC10H176 620, 648, 775 MC10H175 620, 648, 775 Encoders Decoders Binary to 1–8 (Low) MC10H161 620, 648, 775 Binary to 1–8 (Low) MC10H162 620, 648, 775 Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8–Input Priority Encoder MC10H165 620, 648, 775		1	
Registered Hex ECL_TTL Translator MC10H/100H605 776 Registered Hex TTL_PECL Translator MC10H/100H606 776 Registered Hex PECL_TTL Translator MC10H/100H607 776 Receiver Quad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H116 620, 648, 775 Flip—Flop Latches Dual D Latch MC10H130 620, 648, 775 Dual D Master Slave Flip—Flop MC10H131 620, 648, 775 Dual J-K Master Slave Flip—Flop MC10H135 620, 648, 775 Hex D Flip—Flop W/Common Reset MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip—Flop W/Common Reset MC10H186 620, 648, 775 Encoders Decoders MC10H161 620, 648, 775 Binary to 1-8 (Low) MC10H161 620, 648, 775 Dual Binary to 1-4 (High) MC10H171 620, 648, 775 B-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker		1	
Registered Hex TTL-PECL Translator MC10H/100H606 776 Registered Hex PECL-TTL Translator MC10H/100H607 776 Receivers MC10H115 620, 648, 775 Quad Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches MC10H130 620, 648, 775 Dual D Latch MC10H131 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Hex D Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (High) MC10H171 620, 648, 775 B-Input Priority Encoder MC10H172 620, 648, 775 Parity Checker	•	1	
Registered Hex PECL-TTL Translator MC10H/100H607 776 Receivers Quad Line Receiver MC10H115 620, 648, 751B, 775 Triple Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches MC10H130 620, 648, 775 Dual D Latch MC10H131 620, 648, 775 Dual J -K Master Slave Flip-Flop MC10H135 620, 648, 775 Dual J-K Master Slave Flip-Flop MC10H135 620, 648, 775 Quint Latch MC10H176 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders MC10H161 620, 648, 775 Binary to 1-8 (Low) MC10H161 620, 648, 775 Dual Binary to 1-4 (High) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 B-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker	•	1	
Receivers MC10H115 620, 648, 775 Triple Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches MC10H130 620, 648, 775 Dual D Latch MC10H131 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Dual J-K Master Slave Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (High) MC10H171 620, 648, 775 B-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker	•	1	
Quad Line Receiver MC10H115 620, 648, 775 Triple Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches Dual D Latch MC10H130 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Dual J-K Master Slave Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (Low) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775		MC10H/100H607	776
Triple Line Receiver MC10H116 620, 648, 751B, 775 Flip-Flop Latches Dual D Latch MC10H130 620, 648, 775 Dual D Master Slave Flip-Flop MC10H131 620, 648, 775 Dual J-K Master Slave Flip-Flop MC10H135 620, 648, 775 Hex D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (Low) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775		MC10H115	620 648 775
T75		1	
Dual D Latch MC10H130 620, 648, 775 Dual D Master Slave Flip—Flop MC10H131 620, 648, 775 Dual J—K Master Slave Flip—Flop MC10H135 620, 648, 775 Hex D Flip—Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip—Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (Low) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775			
Dual D Master Slave Flip–Flop MC10H131 620, 648, 775 Dual J–K Master Slave Flip–Flop MC10H135 620, 648, 775 Hex D Flip–Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip–Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1–8 (Low) MC10H161 620, 648, 775 Binary to 1–8 (High) MC10H162 620, 648, 775 Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8–Input Priority Encoder MC10H165 620, 648, 775 Parity Checker	Flip-Flop Latches		
Dual J–K Master Slave Flip–Flop MC10H135 620, 648, 775 Hex D Flip–Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip–Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1–8 (Low) MC10H161 620, 648, 775 Binary to 1–8 (High) MC10H162 620, 648, 775 Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8–Input Priority Encoder MC10H165 620, 648, 775 Parity Checker		MC10H130	620, 648, 775
Hex D Flip-Flop MC10H176 620, 648, 775 Quint Latch MC10H175 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (Low) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker	' '	MC10H131	620, 648, 775
Quint Latch MC10H175 620, 648, 775 Hex D Flip-Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1-8 (Low) MC10H161 620, 648, 775 Binary to 1-8 (High) MC10H162 620, 648, 775 Dual Binary to 1-4 (Low) MC10H171 620, 648, 775 Dual Binary to 1-4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker		MC10H135	
Hex D Flip—Flop w/Common Reset MC10H186 620, 648, 775 Encoders Decoders Binary to 1—8 (Low) MC10H161 620, 648, 775 Binary to 1—8 (High) MC10H162 620, 648, 775 Dual Binary to 1—4 (Low) MC10H171 620, 648, 775 Dual Binary to 1—4 (High) MC10H172 620, 648, 775 8—Input Priority Encoder MC10H165 620, 648, 775 Parity Checker	Hex D Flip-Flop	1	620, 648, 775
Encoders Decoders Binary to 1–8 (Low) MC10H161 620, 648, 775 Binary to 1–8 (High) MC10H162 620, 648, 775 Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8–Input Priority Encoder MC10H165 620, 648, 775 Parity Checker			620, 648, 775
Binary to 1–8 (Low) MC10H161 620, 648, 775 Binary to 1–8 (High) MC10H162 620, 648, 775 Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8–Input Priority Encoder MC10H165 620, 648, 775 Parity Checker	Hex D Flip-Flop w/Common Reset	MC10H186	620, 648, 775
Binary to 1–8 (High) MC10H162 620, 648, 775 Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8–Input Priority Encoder MC10H165 620, 648, 775 Parity Checker			
Dual Binary to 1–4 (Low) MC10H171 620, 648, 775 Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker		1	
Dual Binary to 1–4 (High) MC10H172 620, 648, 775 8-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker		MC10H162	
8-Input Priority Encoder MC10H165 620, 648, 775 Parity Checker		MC10H171	
Parity Checker		MC10H172	
<u> </u>	<u> </u>	MC10H165	620, 648, 775
12-Bit Parity Generator/Checker MC10H160 620, 648, 775			
	12-Bit Parity Generator/Checker	MC10H160	620, 648, 775

Function	Davisa	Case
	Device	Case
Transceivers		1
4–Bit Differential ECL Bus to TTL Bus Transceiver	MC10/10H680	776
Hex ECL-TTL Transceiver w/Latches	MC10/10H681	776
Data Selector Multiplexer		
Quad Bus Driver/Receiver with 2-to-1		1
Output Multiplexers	MC10H330	758, 724, 776
Quad 2-Input Multiplexers (Noninverting)	MC10H158	620, 648, 775
Quad 2–Input Multiplexers (Inverting)	MC10H159	620, 648, 775
8-Line Multiplexer	MC10H164	620, 648, 775
Quad 2-Input Multiplexer Latch	MC10H173	620, 648, 775
Dual 4–1 Multiplexer	MC10H174	620, 648, 775
Counters	•	
Universal Hexadecimal	MC10H136	620, 648, 775
Binary Counter	MC10H016	620, 648, 775
Arithmetic Functions		
Look Ahead Carry Block	MC10H179	620, 648, 775
Dual High Speed Adder/Subtractor	MC10H180	620, 648, 775
4-Bit ALU	MC10H181	724, 758, 776
Special Function		
4–Bit Universal Shift Register	MC10H141	620, 648, 775
5-Bit Magnitude Comparator	MC10H166	620, 648, 775
Quad Bus Driver/Receiver with	MOAGUIGOA	700 700 775
Transmit and Receiver Latches	MC10H334	732, 738, 775
Bus Driver (25 ohm outputs)		1
Triple 4–3–3 Input Bus Driver (25 Ohms)	MC10H123	620, 648, 775
Quad Bus Driver/Receiver with 2–to–1		020, 010, 110
Output Multiplexers	MC10H330	724, 758, 776
Dual Bus Driver/Receiver with 4-to-1	MOAGUIGOG	700 700 775
Output Multiplexers Quad Bus Driver/Receiver with	MC10H332	732, 738, 775
Transmit and Receiver Latches	MC10H334	732, 738, 775
OR/NOR Gate		
Dual 4–5 Input OR/NOR Gate	MC10H209	620, 648, 775
Clock Drivers		
68030/40 ECL-TTL Clock Driver	MC10/100H640	776
Single Supply PECL-ECL 1:9 Clock	MC10/100H641	776
Distribution 68030/40 ECL-TTL Clock Driver	MC10/100H641 MC10/100H642	776
Dual Supply ECT-TTL 1:8 Clock Driver	MC10/100H643	776
68030/40 PECL-TTL Clock Driver	MC10/100H644	775
	MC10H645	776
1:9 TTL Clock Driver	I	1
PCL-TTL-TTL 1:8 Clock Distribution		

MECL 10H INTRODUCTION

ON Semiconductor's MECL 10H family features 100% improvement in propagation delay and clock speeds while maintaining power supply current equal to MECL 10K. This MECL family is voltage compensated which allows guaranteed dc and switching parameters over a ±5% power supply range. Noise margins of MECL 10H are 75% better than the MECL 10K series over the ±5% power supply range. MECL 10H is compatible with MECL 10K and MECL III, a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10H devices are pinout/functional duplications of the MECL 10K series devices.

FIGURE 1 – MECL 10K versus MECL 10H GATE DESIGN



The schematics in Figure 1 compare the basic gate structure of the MECL 10H to that of MECL 10K devices. The gate switch current is established with a current source in the MECL 10H family as compared to a resistor source in MECL 10K. The bias generator in the MECL 10K device has been replaced with a voltage regulator in the MECL 10H series. The advantages of these design changes are: current–sources permit–matched collector resistors that yield correspondingly better matched delays, less variation in the output–voltage level with power supply changes, and matched output– tracking rates with temperature. These circuit changes increase complexity at the gate level; however, the added performance more than compensates.

The MECL 10H family is being fabricated using Motorola's MOSAIC I (Motorola Oxide Self Assigned Implanted Circuits). The switching transistor's geometries obtained in the MOSAIC I process show a two–fold improvement in $f\tau$, a reduction of more than 50% in parasitic capacitance and a decrease in device area of almost 76%.

FIGURE 2 – MOSAIC versus MECL 10K SWITCHING TRANSISTOR GEOMETRY

With improved geometry, the MECL10H switching transistors (left) are one-seventh the size of the older MECL 10K transistors (right). Along with the smaller area comes an improved f_T and reduced parasitic capacitances.




Figure 2 illustrates the relative size difference between the junction isolated transistor of MECL 10K and the MOSAIC I transistor of MECL 10H. This suggests that performance could be improved twofold at lower power levels. However, at the gate level, the power of the output transistor cannot be reduced without sacrificing output characteristics because of the 50 ohm drive requirements of MECL. In more complex functions, where part of the delay is associated with internal gates, MECL 10H devices use less power than the equivalent MECL 10K devices and provide an even more significant improvement in ac performance.

Table 1. – TYPICAL FAMILY CHARACTERISTICS FOR 10K AND 10H CIRCUITS

	10K	10H
Propagation delay (ns)	2.0	1.0
Power (mW)	25	25
Power-speed product (pJ)	50	25
Rise/fall times (ns) (20–80%)	2.0	1.0
Temperature range (°C)	-30 to +85	0 to +75
Voltage regulated	No	Yes
Technology	Junction	Oxide
	isolated	isolated
V _{EE} = -5.2 V		

Supply & Temperature Variation

MECL 10H temperature and voltage compensation is designed to guarantee compatibility with MECL 10K, MECL III, MECL Memories and the MC10900 and Macrocell Array products. Table 1 summarizes some performance characteristics of the MECL 10K and 10H logic families in a 16–pin DIP. The MECL 10H devices offer typical propagation delays of 1.0 ns at 25 mW per gate when operated from a VEE of –5.2 V. The resulting speed–power product of 25 picojoules is one of the best of any ECL logic family available today.

The operating temperature range is changed from -30° C to $+85^{\circ}$ C of the MECL 10K family to the narrower range of 0° C to 75° C for MECL 10H. This change matches the constraints established by the memory and array products. Operation at -30° C would require compromises in performance and power. With few exceptions, commercial applications are satisfied by 0° C min.

Table 2. – MECL 10H AC SPECIFICATIONS AND TRACKING

								_
Para	ameter	0°C Min Typ Max			25°C Min Typ Max		75°C Min Typ Max	
t _{PD}		0.4 1	.0 1.5	0.4 1	.0 1.6	0.4 1	.0 1.7	ns
		Min	Max	Min	Max	Min	Max	
t _R (20	0–80%)	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _F (20	0–80%)	0.5	1.5	0.5	1.6	0.5	1.7	ns
VEE	= -5.2 V	±5%						
Para	ameter	Propagation delay (ns)*					ay varia upply (p	
		Тур	Max	Тур	Max	Ty	/p	Max
l.	10K	2.0	2.9	2.0	7.0	8	0	
t _{PD}	10H	1.0	1.5	0.5	4.0)	0

 $^{^{*}}V_{EE} = -5.2 \text{ V, Temp} = 25^{\circ}\text{C}$

AC specifications of MECL 10H products appear in Table 2. In the MECL 10H family, all ac specifications have guaranteed minimums and maximums for extremes of both temperature and supply – a first in ECL logic. In addition, flip flops, latches and counters will have guaranteed limits for setup time, hold time, and clock pulse width. The limits in Table 2 are guaranteed for a power supply variation of ±5%. MECL 10K typically has a propagation delay (tpD) variation of 80 ps/V with no guaranteed maximum. The typical variation in tpD for MECL 10H circuits is only 38 ps typically over the entire specified temperature range and power–supply tolerance, and is guaranteed not to exceed 300 ps.

The improved performance in temperature over MECL 10K are a result of the internal voltage regulator. The primary difference being the flatter tracking rate of the output "0" level voltage (VOL). This difference does not affect the compatibility with existing MECL families.

Changes in output "1" level voltages (V_{OH}) with supply variations are 10 mV/V less for the MECL 10H family. V_{OH} varies with the supply, primarily because of changes in chip temperature caused by the changes in power dissipation.

However, the current in the MECL 10H circuits remains almost constant with supply changes, since the circuits are voltage compensated and use current sources for all internal emitter followers. Threshold voltage (VBB) and output "0" level

Table 3. – LOGIC LEVEL DC TRACKING RATE FOR 10K AND 10H CIRCUITS

		Min	Тур	Max
ΔV _{OH} /ΔT	10H	1.2	1.3	1.5
(mV/°C)	10K	1.2	1.3	1.5
ΔV _{BB} /ΔT	10H	0.8	1.0	1.2
(mV/°C)	10K	0.8	1.0	1.2
ΔV _{OL} /ΔT (mV/°C)	10H 10K	0 0.35 0.75	0.4 0.5 1.0	0.6 0.75 1.55
ΔVOH/ΔVEE	10H	-20		0
(mV/V)	10K	-30		0
ΔV _{BB} /ΔV _{EE} (mV/V)	10H	0	10	25
	10K	110	150	190
ΔV _{OL} /ΔV _{EE} (mV/V)	10H	0	20	50
	10K	200	250	320

voltage (V_{OL}) variations are shown with respect to MECL 10K in Table 3. In both cases voltage compensation has reduced the variations significantly.

Noise Margin Considerations

Specification of input voltage levels (V_{IHA}, V_{ILA}) are changed from those of MECL 10K resulting in improved noise margins for MECL 10H.

The MECL 10K circuits have two sets of output voltage specifications (V_{OH}, V_{OHA}, and V_{OL}, V_{OLA}). The first output voltage specification in each set (V_{OH} and V_{OL}) are guaranteed maximum and minimum output levels for typical input levels. The second specification in each set (V_{OHA} and V_{OLA}) is the guaranteed worst–case output level for input threshold voltages. System analysis for worst–case noise margin considers V_{OHA} and V_{OLA} only. The MECL 10H family has only one set of output voltages (V_{OH} and V_{OL}) with minimum and maximum values specified. The minimum value of V_{OH} and the maximum value for V_{OL} of the MECL 10H family is synonymous with the V_{OHA} and V_{OLA} specifications of MECL 10K family.

The V_{OH} values for the MECL 10H circuits are equal to or better than the MECL 10K levels at all temperatures. Input threshold voltages (V_{IHA} and V_{ILA}, which are synonymous with V_{IH} min and V_{IL} max for 10H) are also improved and guaranteed V_{IHA} has been decreased by 25 mV over the entire operating temperature range, resulting in a "1" level noise margin of 150 mV (compared to 125 mV for MECL 10K circuits). V_{ILA} has been decreased by 5.0 mV, providing a "0" level noise margin equal to the "1" level noise margin. The V_{OL} minimum of the MECL 10H is more

negative than for MECL 10K (-1950 mV) instead of -1850 mV). The V_{OL} level for the MECL 10K family was selected to ensure that the gate would not saturate at high temperatures and high supply voltages. The reduction in operating temperature range for the MECL 10H family and the improvement in tracking rate allow the lower V_{OL} level. The change in this level does not affect system noise margins. Although some of the interface levels change with temperature, the changes in voltage levels are well within the tolerance ranges that would keep the families compatible. Table 4 lists some noise margins for V_{EE} supply variations.

Table 4. – NOISE MARGIN versus POWER–SUPPLY CONDITIONS

			EE 0%	V _E -5	EE 6%	VE	ΞE	V _E +5	
Paramete	r	Тур	Min	Тур	Min	Тур	Min	Тур	Min
Noise Margin High	10H	224	150	227	150	230	150	233	150
V _{NH} (mV)	10K	127	47	166	86	205	125	241	164
Noise Margin Low	10H	264	150	267	150	270	150	273	150
V _{NL} (mV)	10K	223	103	249	129	275	155	301	181

^{*}Temp = 0 to 75°C

The compatibility of MECL 10H with MECL 10K may be demonstrated by applying the tracking rates in Table 3 to the dc specifications. The method for determining compatibility

is to show acceptable noise margins for MECL 10H, MECL 10K and mixed MECL 10K/MECL 10H systems. The assumption is that the families are compatible if the noise margin for a mixed system is equal to or better than the same system using only the MECL 10K series.

Using an all MECL 10K system as a reference, three possible logic mixes must be considered: MECL 10K driving MECL 10H; MECL 10H driving MECL 10K; and MECL 10H driving MECL 10H. The system noise margin for the three configurations can now be calculated for the following cases (See Figure 3):


In Case 1, the system uses multiple power supplies, each independently voltage regulated to some percentage tolerance. Worst—case is where one device is at the plus extreme and the other device is at the minus extreme of the supply tolerance.


In Case 2, a system operates on a single supply or several supplies slaved to a master supply. The entire system can drift, but all devices are at the same supply voltage.


In Case 3, a system has excessive supply drops throughout. Supply gradients are due to resistive drops in $V_{\mbox{\footnotesize{EE}}}$ bus.

The analysis indicates that the noise margins for a MECL 10K/10H system equal or exceed the margins for an all 10K system for supply tolerance up to $\pm 5\%$. The results of the analysis are shown in Figure 3.

FIGURE 3 - NOISE MARGIN versus POWER-SUPPLY VARIATION








A = MECL 10K DRIVING MECL 10K B = MECL 10K DRIVING MECL 10H C = MECL 10H DRIVING MECL 10K D = MECL 10H DRIVING MECL 10H

4-Bit Binary Counter

The MC10H016 is a high–speed synchronous, presettable, cascadable 4–bit binary counter. It is useful for a large number of conversion, counting and digital integration applications.

- Counting Frequency, 200 MHz Minimum
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible
- Positive Edge Triggered

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

CE	PE	MR	СР	Function
L H L H X	LHHXX	T TTTT	Z Z Z ZZ ZZ	

Z = Clock Pulse (Low to High); ZZ = Clock Pulse (High to Low)

Features include assertion inputs and outputs on each of the four master/slave counting flip-flops. Terminal count is generated internally in a manner that allows synchronous loading at nearly the speed of the basic counter.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H016L	CDIP-16	25 Units/Rail
MC10H016P	PDIP-16	25 Units/Rail
MC10H016FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS


Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0)°	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	126	_	115	ı	126	mA
l _{inH}	Input Current High All Except MR Pin 12 MR	_ _	450 1190	_ _	265 700		265 700	μΑ
linL	Input Current Low	0.5	_	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V_{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay	Clock to Q	1.0	2.4	1.0	2.5	1.0	2.7	ns
		Clock to TC MR to Q	0.7 0.7	2.4 2.4	0.7 0.7	2.5 2.5	0.7 0.7	2.6 2.6	
tset	Set-up Time								ns
		Pn to Clock CE or PE to Clock	2.0	_	2.0	-	2.0	_	
		CE or PE to Clock	2.5	-	2.5	-	2.5	-	
thold	Hold Time								ns
		Clock to Pn	1.0	-	1.0	_	1.0	_	
		Clock to CE or PE	0.5	_	0.5	-	0.5	_	
fcount	Counting Frequence	СУ	200	_	200	ı	200	_	MHz
t _r	Rise Time		0.5	2.0	0.5	2.1	0.5	2.2	ns
t _f	Fall Time		0.5	2.0	0.5	2.1	0.5	2.2	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



÷N Counter 1 to 16 ⁵ MC10H016 Cascaded for 5 Stage Presettable Counter


Max freq. is only OR gate delay below max when counting alone.

Quad 2-Input NOR Gate With Strobe


The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.

- Propagation Delay, 1.0 ns Typical
- 25 mW Typ/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H100L	CDIP-16	25 Units/Rail
MC10H100P	PDIP-16	25 Units/Rail
MC10H100FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	29	_	26	-	29	mA
l _{in} H	Input Current High Pin 9 All Other Inputs	- -	900 500	- -	560 310	- -	560 310	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V_{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _l	od	Propagation Delay Pin 9 Only Exclude Pin 9	0.65 0.4	1.6 1.3	0.7 0.45	1.7 1.35	0.7 0.5	1.8 1.5	ns
	t _r	Rise Time	0.5	2.0	0.5	2.1	0.5	2.2	ns
	t _f	Fall Time	0.5	2.0	0.5	2.1	0.5	2.2	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quad OR/NOR Gate

The MC10H101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power–supply current.


- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



 $V_{CC1} = PIN 1$ $V_{CC2} = PIN 16$ $V_{EE} = PIN 8$

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 

PDIP-16 P SUFFIX CASE 648 MC10H101P
O AWLYYWW



PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H101L	CDIP-16	25 Units/Rail
MC10H101P	PDIP-16	25 Units/Rail
MC10H101FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙΕ	Power Supply Current	_	29	_	26	-	29	mA
linH	Input Current High (Pin 12 only)	- -	425 850	- -	265 535	- -	265 535	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Pin 12 Only Exclude Pin 12	0.5 0.5	1.6 1.45	0.5 0.5	1.6 1.5	0.5 0.5	1.7 1.6	ns
t _r	Rise Time	0.5	2.1	0.5	2.2	0.5	2.3	ns
t _f	Fall Time	0.5	2.1	0.5	2.2	0.5	2.3	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quad 2-Input NOR Gate


The MC10H102 is a quad 2-input NOR gate. The MC10H102 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H102L	CDIP-16	25 Units/Rail
MC10H102P	PDIP-16	25 Units/Rail
MC10H102FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0 °		25 °		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙΕ	Power Supply Current	_	29	_	26	-	29	mA
l _{inH}	Input Current High	_	425	_	265	-	265	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	-	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.4	1.25	0.4	1.25	0.4	1.4	ns
t _r	Rise Time	0.5	1.5	0.5	1.6	0.55	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.55	1.7	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quad 2-Input OR Gate

The MC10H103 is a quad 2-input OR gate. The MC10H103 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power–supply current.


- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT

V_{EE} = PIN 8



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconducto

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H103L	CDIP-16	25 Units/Rail
MC10H103P	PDIP-16	25 Units/Rail
MC10H103FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0°		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	29	_	26	-	29	mA
linH	Input Current High	_	425	_	265	_	265	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.4	1.3	0.4	1.3	0.45	1.45	ns
t _r	Rise Time	0.5	1.7	0.5	1.8	0.5	1.9	ns
tf	Fall Time	0.5	1.7	0.5	1.8	0.5	1.9	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quad 2-Input AND Gate


The MC10H104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H104L	CDIP-16	25 Units/Rail
MC10H104P	PDIP-16	25 Units/Rail
MC10H104FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0 °		25 °		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	39	-	35	-	39	mA
linH	Input Current High	_	425	-	265	-	265	μΑ
linL	Input Current Low	0.5	_	0.5	-	0.3	_	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V_{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

	^t pd	Propagation Delay	0.4	1.6	0.45	1.75	0.45	1.9	ns
	t _r	Rise Time	0.5	1.6	0.5	1.7	0.5	1.8	ns
Γ	tf	Fall Time	0.5	1.6	0.5	1.7	0.5	1.8	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Triple 2-3-2-Input OR/NOR Gate

The MC10H105 is a triple 2–3–2–input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power–supply current.


- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



 V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H105L AWLYYWW



PDIP-16 P SUFFIX CASE 648 

PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H105L	CDIP-16	25 Units/Rail
MC10H105P	PDIP-16	25 Units/Rail
MC10H105FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	23	_	21	ı	23	mA
linH	Input Current High	_	425	_	265	ı	265	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	_	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

tpd	Propagation Delay	0.43	1.2	0.4	1.2	0.4	1.3	ns
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Triple 4-3-3-Input NOR Gate


The MC10H106 is a triple 4–3–3 input NOR gate. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H106L	CDIP-16	25 Units/Rail
MC10H106P	PDIP-16	25 Units/Rail
MC10H106FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	23	_	21	-	23	mA
l _{inH}	Input Current High	_	500	_	310	-	310	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

	^t pd	Propagation Delay	0.5	1.3	0.5	1.5	0.55	1.55	ns
	t _r	Rise Time	0.5	1.7	0.5	1.8	0.55	1.9	ns
Γ	t _f	Fall Time	0.5	1.7	0.5	1.8	0.55	1.9	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Triple 2-Input Exclusive OR/ Exclusive NOR Gate

The MC10H107 is a triple 2-input exclusive OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.


- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



 $\begin{aligned} &V_{CC1} = \text{PIN 1} \\ &V_{CC2} = \text{PIN 16} \\ &V_{EE} = \text{PIN 8} \end{aligned}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H107L	CDIP-16	25 Units/Rail
MC10H107P	PDIP-16	25 Units/Rail
MC10H107FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	31	_	28	-	31	mA
l _{inH}	Input Current High	_	425	_	265	-	265	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V_{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.4	1.5	0.4	1.6	0.4	1.7	ns
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Dual 4-5-Input OR/NOR Gate

The MC10H109 is a dual 4–5–input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power–supply current.


- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H109L	CDIP-16	25 Units/Rail
MC10H109P	PDIP-16	25 Units/Rail
MC10H109FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙΕ	Power Supply Current	_	15	_	14	ı	15	mA
linH	Input Current High	_	425	_	265	ı	265	μΑ
linL	Input Current Low	0.5	_	0.5	-	0.3	_	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

	^t pd	Propagation Delay	0.4	1.3	0.4	1.3	0.45	1.45	ns
	t _r	Rise Time	0.5	2.0	0.5	2.1	0.5	2.2	ns
Γ	t _f	Fall Time	0.5	2.0	0.5	2.1	0.5	2.2	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quad Exclusive OR Gate


The MC10H113 is a Quad Exclusive OR Gate with an enable common to all four gates. The outputs may be wire—ORed together to perform a 4—bit comparison function (A=B). The enable is active LOW.

- Propagation Delay, 1.3 ns Typical
- Power Dissipation 175 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H113L	CDIP-16	25 Units/Rail
MC10H113P	PDIP-16	25 Units/Rail
MC10H113FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EE} = $-5.2~V~\pm5\%$) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	46	_	42	_	46	mA
l _{inH}	Input Current High Pins 5, 7, 11, 13 Pins 4, 6, 10, 12 Pin 9	- - -	430 510 1100		270 320 740	- - -	270 320 740	μА
l _{inL}	Input Current Low	0.5	_	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

tpd	Propagation Delay							ns
1 '	Data	0.4	1.7	0.4	1.8	0.5	1.9	
	Enable	0.5	2.3	0.5	2.4	0.6	2.5	
t _r	Rise Time	0.5	1.8	0.6	1.9	0.6	2.0	ns
t _f	Fall Time	0.5	1.8	0.6	1.9	0.6	2.0	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quad Line Receiver

The MC10H115 is a quad differential amplifier designed for use in sensing differential signals over long lines. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power–supply current.

The base bias supply (V_{BB}) is made available at Pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active current sources provide the MC10H115 with excellent common mode rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (Pin 9) to prevent upsetting the current source bias network.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 110 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K–Compatible

4 5 2 7 6 3 10 14 13 15 V_{BB}. 9

 V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

When input pin with bubble goes positive its respective output pin with bubble goes positive

LOGIC DIAGRAM

 $^*V_{BB}$ to be used to supply bias to the MC10H115 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA.


The MC10H115 is designed to be used in sensing differential signals over long lines. The bias supply (V_{BB}) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide these receivers with excellent common–mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} to prevent unbalancing the current–source bias network.

The MC10H115 does not have internal—input pull— down resistors. This provides high impedance to the amplifier input and facilitates differential connections.

- Applications:
- Low Level Receiver
 Schmitt Trigger
- Voltage Level Interface

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H115L	CDIP-16	25 Units/Rail
MC10H115P	PDIP-16	25 Units/Rail
MC10H115FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
lout	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (Note 2.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current		29	_	26	_	29	mA
linH	Input Current High	_	150	_	95	_	95	μΑ
ICBO	Input Leakage Current	_	1.5	_	1.0	_	1.0	μΑ
V _{BB}	Reference Voltage	-1.38	-1.27	-1.35	-1.25	-1.31	-1.19	Vdc
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage (Note 1.)	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage (Note 1.)	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
VCMR	Common Mode Range (Note 3.)	-	-	-2.85 t	to -0.8	-	-	Vdc
VPP	Input Sensitivity (Note 4.)	_	_	150	typ	_	_	mVpp

t _{pd}	Propagation Delay	0.4	1.3	0.4	1.3	0.45	1.45	ns
t _r	Rise Time	0.5	1.4	0.5	1.5	0.5	1.6	ns
t _f	Fall Time	0.5	1.4	0.5	1.5	0.5	1.6	ns

^{1.} When V_{BB} is used as the reference voltage.

^{2.} Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


^{3.} Differential input not to exceed 1.0 Vdc.

^{4.} $150 \ \text{mV}_{\text{p-p}}$ differential input required to obtain full logic swing on output.

Triple Line Receiver

The MC10H116 is a functional/pinout duplication of the MC10116, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 85 mW Typ/Pkg (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



 V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

When input pin with bubble goes positive it's respective output pin with bubble goes positive.

LOGIC DIAGRAM

 $^*V_{BB}$ to be used to supply bias to the MC10H115 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

The MC10H115 is designed to be used in sensing differential signals over long lines. The bias supply (V_{BB}) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide these receivers with excellent common–mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to $V_{\mbox{\footnotesize{BB}}}$ to prevent unbalancing the current–source bias network.

The MC10H115 does not have internal-input pull- down resistors. This provides high impedance to the amplifier input and facilitates differential connections.

Applications:

- Low Level Receiver
- Schmitt Trigger
- Voltage Level

ON


ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10H116L	CDIP-16	25 Units/Rail
MC10H116P	PDIP-16	25 Units/Rail
MC10H116FN	PLCC-20	46 Units/Rail

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (Note 2.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current		23	_	21	-	23	mA
linH	Input Current High	_	150	_	95	_	95	μΑ
ICBO	Input Leakage Current	_	1.5	_	1.0	_	1.0	μΑ
V _{BB}	Reference Voltage	-1.38	-1.27	-1.35	-1.25	-1.31	-1.19	Vdc
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage (Note 1.)	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage (Note 1.)	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
VCMR	Common Mode Range (Note 4.)	-	-	-2.85 t	to -0.8	-	-	Vdc
VPP	Input Sensitivity (Note 3.)	_	_	150	typ	_	_	mVpp

t _{pd}	Propagation Delay	0.4	1.3	0.4	1.3	0.45	1.45	ns
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns

^{1.} When V_{BB} is used as the reference voltage.

^{2.} Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


^{3.} Differential input not to exceed 1.0 Vdc.

^{4.} $150 \ \text{mV}_{\text{p-p}}$ differential input required to obtain full logic swing on output.

Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate

The MC10H117 dual 2-wide 2-3-input OR-AND/OR-AND-Invert gate is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



DIP **PIN ASSIGNMENT** V_{CC1} V_{CC2} 16 2 A_{OUT} 15 **BOUT** AOUT BOUT 3 14 A1_{IN} B1_{IN} 4 13 B1_{IN} A1_{IN} 5 12 B2_{IN} A2_{IN} 11 A2_{IN} 10 B2_{IN} VEE9 A2IN, B2IN

Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H117L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H117L	CDIP-16	25 Units/Rail
MC10H117P	PDIP-16	25 Units/Rail
MC10H117FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current — Continuous — Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range — Plastic — Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0)°	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	29	_	26	_	29	mA
l _{in} H	Input Current High Pins 4, 5, 12, 13 Pins 6, 7, 10, 11 Pin 9	 - -	465 545 710	_ _ _	275 320 415		275 320 415	μА
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.45	1.35	0.45	1.35	0.5	1.5	ns
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

4-Wide OR-AND/OR-AND Gate


The MC10H121 is a basic logic building block providing the simultaneous OR–AND/OR–AND–Invert function, useful in data control and digital multiplexing applications. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power– supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H121L	CDIP-16	25 Units/Rail
MC10H121P	PDIP-16	25 Units/Rail
MC10H121FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current — Continuous — Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range — Plastic — Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	29	_	26	_	29	mA
l _{inH}	Input Current High Pins 3, 4, 5, 6, 7, 9 11, 12, 13, 14, 15 Pin 10		500 610		295 360	_ _	295 360	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3		μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Pin 10 Only Exclude Pin 10	0.45 0.55	1.8 1.95	0.45 0.6	1.8 2.0	0.55 0.7	2.2 2.4	ns
t _r	Rise Time	0.5	1.7	0.5	1.8	0.5	1.9	ns
t _f	Fall Time	0.5	1.7	0.5	1.8	0.5	1.9	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


Triple 4-3-3-Input Bus Driver

The MC10H123 is a triple 4–3–3–Input Bus Driver.


The MC10H123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{\rm OL}$ = -2.1 Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter–followers of the MC10H123 are "turned–off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25–ohm load terminated to -2.0 Vdc, the equivalent of a 50–ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10H123, higher impedance values may be used with this part. A typical 50–ohm bus is shown in Figure 1.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H123L	CDIP-16	25 Units/Rail
MC10H123P	PDIP-16	25 Units/Rail
MC10H123FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current — Continuous — Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range — Plastic — Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)


		0 °		2	25° 75°			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	IE Power Supply Current		60	_	56	_	60	mA
linH	Input Current High	_	495	_	310		310	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3		μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-2.1	-2.03	-2.1	-2.03	-2.1	-2.03	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

tpd	Propagation Delay	0.7	1.5	0.7	1.6	0.7	1.7	ns
t _r	Rise Time	0.7	1.6	0.7	1.7	0.7	1.8	ns
t _f	Fall Time	0.7	1.6	0.7	1.7	0.7	1.8	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.1 volts.


FIGURE 1 — 50-OHM BUS DRIVER (25-OHM LOAD)




Quad TTL-to-MECL Translator With TTL Strobe Input

The MC10H124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power–supply current.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconduct

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
Device	1 donage	Ompping
MC10H124L	CDIP-16	25 Units/Rail
MC10H124P	PDIP-16	25 Units/Rail
MC10H124FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 5.0 V)	-8.0 to 0	Vdc
Vcc	Power Supply (V _{EE} = -5.2 V)	0 to +7.0	Vdc
V _I	Input Voltage (V _{CC} = 5.0 V) TTL	0 to V _{CC}	Vdc
l _{out}	Output Current — Continuous — Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range — Plastic — Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = 5.0 \text{ V} \pm 5.0\%$)

		0 °		2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Negative Power Supply Drain Current	_	72		66		72	mA
ICCH	Positive Power Supply	_	16		16		18	mA
ICCL	Drain Current	_	25	_	25	_	25	mA
I _R	Reverse Current Pin 6 Pin 7	_	200 50	_ _	200 50	_ _	200 50	μΑ
lF	Forward Current Pin 6 Pin 7	_	-12.8 -3.2	_ _	-12.8 -3.2	_ _	-12.8 -3.2	mA
V(BR)in	Input Breakdown Voltage	5.5	_	5.5	_	5.5	_	Vdc
VI	Input Clamp Voltage		-1.5	_	-1.5	_	-1.5	Vdc
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	2.0	_	2.0	_	2.0	_	Vdc
V _{IL}	Low Input Voltage	_	0.8	_	0.8	_	0.8	Vdc

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = 5.0 \text{ V} \pm 5.0\%$)

		0° 25°		75°				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
AC PARAM								
t _{pd}	Propagation Delay	0.55	2.25	0.55	2.4	0.85	2.95	ns
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns

APPLICATIONS INFORMATION

The MC10H124 has TTL–compatible inputs and MECL complementary open–emitter outputs that allow use as an inverting/non–inverting translator or as a differential line driver. When the common strobe input is at the low–logic level, it forces all true outputs to a MECL low–logic state and all inverting outputs to a MECL high–logic state.

An advantage of this device is that TTL—level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers. The power supply requirements are ground, +5.0 volts, and -5.2 volts.


Quad MECL-to-TTL Translator

The MC10H125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power–supply current.

Outputs of unused translators will go to low state when their inputs are left open.


- Propagation Delay, 2.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- MECL 10K-Compatible

LOGIC DIAGRAM



 $^*V_{BB}$ to be used to supply bias to the MC10H125 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H125L	CDIP-16	25 Units/Rail
MC10H125P	PDIP-16	25 Units/Rail
MC10H125FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 5.0 V)	-8.0 to 0	Vdc
Vcc	Power Supply (V _{EE} = -5.2 V)	0 to +7.0	Vdc
VI	Input Voltage (V _{CC} = 5.0 V)	0 to VEE	Vdc
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range — Plastic — Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$; $V_{CC} = 5.0 \text{ V} \pm 5.0 \%$) (See Note)

		0 °		2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Negative Power Supply Drain Current		44	_	40	_	44	mA
Іссн	Positive Power Supply		63	_	63	_	63	mA
ICCL	Drain Current	_	40	_	40	_	40	mA
linH	Input Current		225	_	145	_	145	μΑ
ICBO	Input Leakage Current	_	1.5	_	1.0	_	1.0	μΑ
VOH	High Output Voltage I _{OH} = −1.0 mA	2.5	_	2.5	_	2.5	_	Vdc
VOL	Low Output Voltage I _{OL} = +20 mA		0.5	_	0.5	_	0.5	Vdc
VIH	High Input Voltage(1)	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage(1)	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
los	Short Circuit Current	60	150	60	150	50	150	mA
V _{BB}	Reference Voltage	-1.38	-1.27	-1.35	-1.25	-1.31	-1.19	Vdc
VCMR	Common Mode Range (3)		_	-2.85	to +0.3			V
		Typical					_	
V _{PP}	Input Sensitivity (4)			1	150			mV

AC PARAMETERS

tp	d	Propagation Delay	0.8	3.3	0.85	3.35	0.9	3.4	ns
t _r	r	Rise Time(5)	0.3	1.2	0.3	1.2	0.3	1.2	ns
t _f	f	Fall Time(5)	0.3	1.2	0.3	1.2	0.3	1.2	ns

- 1. When VBB is used as the reference voltage.
- Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
- 3. Differential input not to exceed 1.0 Vdc.
- 4. $150 \, \text{mV}_{\text{p-p}}$ differential input required to obtain full logic swing on output.
- 5. 1.0 V to 2.0 V w/25 pF into 500 Ω .

APPLICATION INFORMATION


The MC10H125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non–inverting translator or as a differential line receiver. The VBB reference voltage is available on Pin 1 for use in single–ended input biasing. The outputs of the MC10H125 go to a low–logic level whenever the inputs are left floating, and a high–logic output level is achieved with a minimum input level of 150 mVp–p.

An advantage of this device is that MECL–level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL–logic from the noisy TTL environment. Power supply requirements are ground, +5.0 volts and -5.2 volts.

Dual Latch


The MC10H130 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 155 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



INOTH TABLE								
D	C	CE	Q _{n+1}					
L	L	L	L					
Н	L	L	Н					
Х	L	Н	Q _n					
Х	Н	L	Q _n					
X	Н	Н	Qn					

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Davisa	Daalaasa	Chinnina
Device	Package	Shipping
MC10H130L	CDIP-16	25 Units/Rail
MC10H130P	PDIP-16	25 Units/Rail
MC10H130FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ိ

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	38	_	35	ı	38	mA
l _{inH}	Input Current High Pins 6, 11 Pins 7, 9, 10 Pins 4, 5, 12, 13	- - -	468 545 434		275 320 255	1 1 1	275 320 255	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

^t pd	Propagation Delay Data Set, Reset Clock, CE	0.4 0.6 0.5	1.6 1.7 1.6	0.4 0.7 0.5	1.7 1.8 1.7	0.4 0.8 0.6	1.8 1.9 1.8	ns
t _r	Rise Time	0.5	1.6	0.5	1.7	0.5	1.8	ns
tf	Fall Time	0.5	1.6	0.5	1.7	0.5	1.8	ns
t _{set}	Set-up Time	2.2	_	2.2	_	2.2	_	ns
thold	Hold Time	0.7	-	0.7	-	0.7	-	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION

The MC10H130 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $\overline{(CE)}$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock $\overline{(C)}$.

Any change at the D input will be reflected at the output while the clock is low. The outputs are latched on the

positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.

Dual D Type Master-Slave Flip-Flop

The MC10H131 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 235 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM S1 5 Q1 D1 CE₁ <u>Q</u>1 V_{CC1} = PIN 1 R1 4 V_{CC2} = PIN 16 C_C 9 VEE = PIN 8 R2 13 Q2 14 CE₂ 11 D2 10 Q2 15 S2 12 ·

KS IKUIH IABLE							
R	S	Q _{n+1}					
Ĺ	L	Q _n					
L	Н	Н					
Н	L	L					
Н	Н	N.D.					

DE TRUTH TARE


Q _{n+1}		С	D	Q _{n+1}
Qn		L	X	Q _n
Н		Н	L	L
L		Н	Н	Н
N.D.	Ι.	$C = \overline{C}E + C_C$		

N.D. = Not Defined

A clock H is a clock transition from a low to a high state.

CLOCKED TRUTH TABLE

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H131L	CDIP-16	25 Units/Rail
MC10H131P	PDIP-16	25 Units/Rail
MC10H131FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ိ

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	62	_	56	ı	62	mA
linH	Input Current High Pins 6, 11 Pin 9 Pins 7, 10 Pins 4, 5, 12, 13	1 1 1	530 660 485 790	1 1 1	310 390 285 465	1111	310 390 285 465	μА
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	_	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

^t pd	Propagation Delay Clock, CE Set, Reset	0.8 0.6	1.6 1.6	0.8 0.7	1.7 1.7	0.8 0.7	1.8 1.8	ns
t _r	Rise Time	0.6	2.0	0.6	2.0	0.6	2.2	ns
t _f	Fall Time	0.6	2.0	0.6	2.0	0.6	2.2	ns
t _{set}	Set-up Time	0.7	_	0.7	ı	0.7	-	ns
^t hold	Hold Time	0.8	_	0.8	-	0.8	-	ns
f _{tog}	Toggle Frequency	250	_	250	_	250	_	MHz

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION

The MC10H131 is a dual master–slave type D flip–flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable (\overline{CE}) inputs. Each flip–flop may be clocked separately by holding the common clock in the new low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip–flop, the Clock Enable inputs must be in the low state.

In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.


Dual J-K Master-Slave Flip-Flop

The MC10H135 is a dual J–K master–slave flip–flop. The device is provided with an asynchronous set(s) and reset(R). These set and reset inputs overide the clock.

A common clock is provided with separate \overline{J} - \overline{K} inputs. When the clock is static, the \overline{JK} inputs do not effect the output. The output states of the flip flop change on the positive transition of the clock.

- Propagation delay, 1.5 ns Typical
- Power Dissipation, 280 mW Typical/Pkg. (No Load)
- ftog 250 MHz Max
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



RS TRUTH TABLE

R	S	Q _{n + 1}
L	L	Qn
L	Н	Н
Н	L	L
Н	Н	N.D.


N.D. = Not Defined

CLOCK J-K TRUTH TABLE*

J	K	Q _{n + 1}
L	L	Qn
Н	L	L
L	Н	Н
Н	Н	Qn

*Output states change on positive transition of clock for J–K input condition present.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page
18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H135L	CDIP-16	25 Units/Rail
MC10H135P	PDIP-16	25 Units/Rail
MC10H135FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ိ

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	75	_	68	_	75	mA
l _{inH}	Input Current High Pins 6, 7, 10, 11 Pins 4, 5, 12, 13 Pin 9	- - -	460 800 675	- - -	285 500 420	- - -	285 500 420	μА
li _{nL}	Input Current Low	0.5	_	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Set, Reset, Clock	0.7	2.6	0.7	2.6	0.7	2.6	ns
t _r	Rise Time	0.7	2.2	0.7	2.2	0.7	2.2	ns
t _f	Fall Time	0.7	2.2	0.7	2.2	0.7	2.2	ns
t _{set}	Set-up Time	1.5	_	1.5	-	1.5	_	ns
^t hold	Hold Time	1.0	_	1.0	ı	1.0	-	ns
f _{tog}	Toggle Frequency	250	_	250	_	250	_	MHz

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Universal Hexadecimal Counter

The MC10H136 is a high speed synchronous hexadecimal counter. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

- Counting Frequency, 250 MHz Minimum
- Power Dissipation, 625 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

FUNCTION SELECT TABLE


CĪN	S1	S2	Operating Mode	
Х	L	L	Preset (Program)	
L	L	Н	Increment (Count Up)	
Н	L	Н	Hold Count	
L	Н	L	Decrement (Count Down)	
Н	Н	L	Hold Count	
Х	Н	Н	Hold (Stop Count)	

SEQUENTIAL TRUTH TABLE *

	INPUIS						- 0	UIP	UIS			
S1	S2	D0	D1	D2	D3	Carry In	Clock * *	Q0	Q1	Q2	Q3	Carry Out
L	L	L	L	Н	Н	Х	Н	L	L	Н	Н	L
L	Н	Х	Х	Х	Х	L	Н	Н	L	Н	Н	Н
L	Н	Х	Х	Х	Х	L	Н	L	Н	Н	Н	Н
L	Н	Х	Χ	Χ	Х	L	Н	Н	Н	Н	Н	L
L	Н	Х	Х	Χ	Х	Н	L	Н	Н	Н	Н	Н
L	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н
Н	Н	Χ	Χ	Х	Х	Х	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Х	Н	Н	Н	L	L	L
Н	L	Х	Х	Х	Х	L	Н	L	Н	L	L	Н
Н	L	Х	Х	Х	Х	L	Н	Н	L	L	L	Н
Н	L	Х	Х	Х	Х	L	Н	L	L	L	L	L
Н	L	Х	Х	Χ	Χ	L	Н	Н	Н	Н	Н	Н

^{*} Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
** A clock H is defined as a clock input transition from a low to a high logic level.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 **L SUFFIX CASE 620**





PDIP-16 **P SUFFIX CASE 648**





PLCC-20 **FN SUFFIX CASE 775**



= Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H136L	CDIP-16	25 Units/Rail
MC10H136P	PDIP-16	25 Units/Rail
MC10H136FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Fall Time

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to V _{EE}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range - Plastic - Ceramic	−55 to +150 −55 to +165	°C °C

)°	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	165	-	150	_	165	mA
l _{inH}	Input Current High Pins 5, 6, 11, 12, 13 Pin 9 Pin 7 Pin 10	- - -	430 670 535 380	- - -	275 420 335 240	- - - -	275 420 335 240	μА
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μА
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
AC PARAN	METERS							
^t pd	Propagation Delay Clock to Q Clock to Carry Out Carry in to Carry Out	0.7 1.0 0.7	2.3 4.8 2.5	0.7 1.0 0.7	2.4 4.9 2.6	0.7 1.0 0.7	2.5 5.0 2.7	ns
t _{set}	Set-up Time Data (D0 to C) Select (S to C) Carry In (C _{in} to C) (C to C _{in})	2.0 3.5 2.0 0	- - - -	2.0 3.5 2.0 0	- - - -	2.0 3.5 2.0 0	- - - -	ns
^t hold	Hold Time Data (C to D0) Select (C to S) Carry In (C to C _{in}) (C _{in} to C)	0 -0.5 0 2.2	- - - -	0 -0.5 0 2.2	- - - -	0 -0.5 0 2.2	- - - -	ns
fcount	Counting Frequency	250	_	250	_	250	-	MHz
t _r	Rise Time	0.5	2.3	0.5	2.4	0.5	2.5	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

2.3


0.5

2.4

0.5

0.5

LOGIC DIAGRAM



NOTE: FLIP-FLOPS WILL TOGGLE WHEN ALL $\overline{\mathsf{T}}$ INPUTS ARE LOW.

APPLICATION INFORMATION

The MC10H136 is a high speed synchronous counter that operates at 250 MHz. Counter operating modes include count up, count down, pre-set and hold count. This device allows the designer to use one basic counter for many applications.

The S1, S2, control lines determine the operating modes of the counter. In the pre-set mode, a clock pulse is necessary to load the counter with the information present on the data inputs (D0, D1, D2, and D3). Carry out goes low on the terminal count or when the counter is being pre-set.

Four-Bit Universal Shift Register

The MC10H141 is a four—bit universal shift register. This device is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and operation frequency and no increase in power supply current.


- Shift frequency, 250 MHz Min
- Power Dissipation, 425 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

SELI	ЕСТ	OPERATING	OUTPUTS					
S1	S2		Q0 _{n + 1}	Q1 _{n + 1}	Q2 _{n + 1}	Q3 _{n + 1}		
L	L	Parallel Entry	D0	D1	D2	D3		
L	Ι	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR		
Н	ш	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n		
Н	I	Stop Shift	Q0 _n	Q1 _n	Q2 _n	32 _n		

 Outputs as exist after pulse appears at "C" input with input conditions as shown (Pulse Positive transition of clock input).

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H141L	CDIP-16	25 Units/Rail
MC10H141P	PDIP-16	25 Units/Rail
MC10H141FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C


ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V $\pm 5\%$, See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	112	_	102	ı	112	mA
l _{inH}	Input Current High Pins 5,6,9,11,12,13 Pins 7,10 Pin 4		405 416 510		255 260 320	1 1 1	255 260 320	μΑ
linL	Input Current Low	0.5	_	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	1.0	2.0	1.0	2.0	1.1	2.1	ns
^t hold	Hold Time – Data, Select	1.0	_	1.0	-	1.0	-	ns
^t set	Set-up Time Data Select	1.5 3.0		1.5 3.0	- -	1.5 3.0	- -	ns
t _r	Rise Time	0.5	2.4	0.5	2.4	0.5	2.4	ns
t _f	Fall Time	0.5	2.4	0.5	2.4	0.5	2.4	ns
f _{shift}	Shift Frequency	250	-	250	-	250	_	MHz

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 ohm resistor to –2.0 volts.

LOGIC DIAGRAM



APPLICATION INFORMATION

The MC10H141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift

information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

Quad 2-Input Multiplexer

(Non-Inverting)


The MC10H158 is a quad two channel multiplexer with common input select. A "high" level select enables input D00, D10, D20 and D30 and a "low" level select enables input D01, D11, D21 and D31. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 197 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

Select	D0	D1	Q
L	Х	L	L
L	Х	Н	Н
Н	L	Х	L
Н	Н	Х	Н

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H158L	CDIP-16	25 Units/Rail
MC10H158P	PDIP-16	25 Units/Rail
MC10H158FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$)


		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	53	_	48	_	53	mA
linH	Input Current High Pin 9 Pins 3–6 and 10–13	- -	475 515	- -	295 320	- -	295 320	μА
linL	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

t _{pd}	Propagation Delay							ns
	Data	0.5	1.9	0.5	1.9	0.5	2.0	
	Select	1.0	2.9	1.0	2.9	1.0	2.9	
t _r	Rise Time	0.7	2.2	0.7	2.2	0.7	2.2	ns
t _f	Fall Time	0.7	2.2	0.7	2.2	0.7	2.2	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

LOGIC DIAGRAM



Quad 2-Input Multiplexer

(Inverting)


The MC10H159 is a quad 2-input multiplexer with enable. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 218 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

Enable	Select	D0	D1	Q
L	L	Х	L	Н
L	L	Х	Н	L
L	Н	L	Х	Н
L	Н	Н	Х	L
Н	Х	Х	X	L

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H159L	CDIP-16	25 Units/Rail
MC10H159P	PDIP-16	25 Units/Rail
MC10H159FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	58	_	53	-	58	mA
linH	Input Current High Pin 9 Pins 3–7 and 10–13	- -	475 515	- -	295 320	- -	295 320	μА
linL	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay							ns
	Data	0.5	2.2	0.5	2.2	0.5	2.2	
	Select	1.0	3.2	1.0	3.2	1.0	3.2	
	Enable	1.0	3.2	1.0	3.2	1.0	3.2	
t _r	Rise Time	0.5	2.2	0.5	2.2	0.5	2.2	ns
t _f	Fall Time	0.5	2.2	0.5	2.2	0.5	2.2	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION

The MC10H159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D0 0, D1

0, D2 0, and D3 0. A low (L) level enables data inputs D0 1, D1 1, D2 1, and D3 1. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.

LOGIC DIAGRAM




12-Bit Parity Generator-Checker

The MC10H160 is a 12-bit parity generator-checker. The output goes high when an odd number of inputs are high providing the odd parity function. Unconnected inputs are pulled to a logic low allowing parity detection and generation for less than 12 bits. The MC10H160 is a functional pin duplication of the standard 10K family part with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 2.5 ns Typical
- Power Dissipation, 320 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible


LOGIC DIAGRAM



IRUIH	IABLE
INPUT	OUTPUT
Sum of High Level Inputs	Pin 2
Even	Low
Odd	High

TOUTU TADI E

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com


MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H160L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping			
MC10H160L	CDIP-16	25 Units/Rail			
MC10H160P	PDIP-16	25 Units/Rail			
MC10H160FN	PLCC-20	46 Units/Rail			

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0 °		25°		75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	88	_	78	ı	88	mA
l _{inH}	Input Current High Pins 3,5,7,10,12,14 Pins 4,6,9,11,13,15	- -	391 457	- -	246 285	-	246 285	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	1.1	3.1	1.1	3.3	1.2	3.5	ns
t _r	Rise Time	0.55	1.5	0.55	1.6	0.75	1.7	ns
t _f	Fall Time	0.55	1.5	0.55	1.6	0.75	1.7	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Binary to 1-8 Decoder (Low)

The MC10H161 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H161 is useful in high–speed multiplexer/demultiplexer applications.

The MC10H161 is designed to decode a three bit input word to one of eight output lines. The MC10H161 output will be low when selected while all other output are high. The enable inputs, when either or both are high, force all outputs high.


The MC10H161 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM E0 2 E1 15 VCC1 = Pin 1 VCC2 = Pin 16 VEE = Pin 8 A 7 A 7 A 7 TRUTH TABLE

	ABLE PUTS		NPU	TS			С	UTF	PUTS	3		
Ē1	E0	С	В	Α	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
E	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
1 -	-	l ŀ		H	H	l	H	H	H	H	Н	H
1 -	-	Ŀ	Н	<u> </u>	Н	Н		H	H	H	Н	H
1 :	-	l	H	Н	Н	H	H	15	H	H	Н	н
1:	1:	H	-	H	H	H	H	H	ᅵᆸ	H	H	
1:	1:	П	ЬH	L	П	lΠ	Н	lΠ	П	ЬH	l -	
I۲	۱'n	lΗ	ГП	ЬH	П	lΗ	П	lΗ	lΗ	Н	ЬH	[
Ι'n	Ι×	lх	X	X	Ιн	lн	Ιij	lн	Н	Н	Н	нI
X	Ĥ	X	X	X	Н	H	Н	Н	Н	Н	Н	Н

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping			
MC10H161L	CDIP-16	25 Units/Rail			
MC10H161P	PDIP-16	25 Units/Rail			
MC10H161FN	PLCC-20	46 Units/Rail			

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	84	_	76	ı	84	mA
linH	Input Current High	_	465	_	275	ı	275	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc


^t pd	Propagation Delay Data Enable	0.6 0.8	2.0 2.3	0.65 0.8	2.1 2.4	0.7 0.9	2.2 2.5	ns
t _r	Rise Time	0.55	1.7	0.65	1.8	0.7	1.9	ns
t _f	Fall Time	0.55	1.7	0.65	1.8	0.7	1.9	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

TYPICAL APPLICATIONS HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER



1-OF-64 LINE MULTIPLEXER




Binary to 1-8 Decoder (High)

The MC10H162 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H162 is useful in high–speed multiplexer/demultiplexer applications.


The MC10H162 is designed to decode a three bit input word to one of eight output lines. The MC10H162 output will be high when selected while all other output are low. The enable inputs, when either or both are high, force all outputs low.

The MC10H162 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

TRUTH TABLE

INPUTS OUTPUTS												
E0	E1	С	В	Α	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
				LHLHLHL	H L L L L	LHLLLL	LHLLL	L L H L L				3
L	L	H X	H	H X	L	Ļ	L	Ļ	L	L	L	H
X	Ĥ	x	X	x	[Ĺ	Ĺ	Ľ	Ĺ	Ĺ	Ľ	Ĺ

Device	Package	Shipping			
MC10H162L	CDIP-16	25 Units/Rail			
MC10H162P	PDIP-16	25 Units/Rail			
MC10H162FN	PLCC-20	46 Units/Rail			

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)


		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	-	84	-	76		84	mA
l _{inH}	Input Current High	-	465	-	275	-	275	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	-	0.3	-	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Pins 7, 9, 14 Only Pins 2, 15 Only	0.7 0.8	2.0 2.3	0.7 0.8	2.1 2.4	0.8 0.9	2.5 2.6	ns
t _r	Rise Time	0.6	1.8	0.6	1.9	0.6	2.0	ns
t _f	Fall Time	0.6	1.8	0.6	1.9	0.6	2.0	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

TYPICAL APPLICATIONS

FIGURE 1 – HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER




8-Line Multiplexer

The MC10H164 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power supply current.


The MC10H164 is designed to be used in data multiplexing and parallel to serial conversion applications. Full parallel gating provides equal delays through any data path. The MC10H164 incorporates an output buffer, eight inputs and an enable. A high on the enable forces the output low. The open emitter output allows the MC10H164 to be connected directly to a data bus. The enable line allows an easy means of expanding to more than 8 lines using additional MC10H164's.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 310 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 16 MC10H164L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

TRUTH TABLE

	AD			
ENABLE	С	В	Α	Z
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	Х3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	X	X	L

Device	Package	Shipping
MC10H164L	CDIP-16	25 Units/Rail
MC10H164P	PDIP-16	25 Units/Rail
MC10H164FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0 °		25 °		75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙΕ	Power Supply Current	_	83	-	75	ı	83	mA
l _{inH}	Input Current High	_	512	-	320	-	320	μΑ
l _{inL}	Input Current Low	0.7	_	0.7	1	0.7	ı	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

tpd	Propagation Delay							ns
	Enable	0.4	1.45	0.4	1.5	0.5	1.7	
	Data	0.7	2.4	0.8	2.5	0.9	2.6	
	Address	1.0	2.8	1.1	2.9	1.2	3.2	
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

TYPICAL APPLICATIONS

FIGURE 1 - HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER





FIGURE 2 – 1-OF-64 LINE MULTIPLEXER



8-Input Priority Encoder


The MC10H165 is an 8–Input Priority Encoder. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power–supply current.

- Propagation Delay, Data-to-Output, 2.2 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

	DATA INPUTS								OUTI	PUTS	
D0	D1	D2	D3	D4	D5	D6	D7	Q3	Q2	Q1	Q0
H L L L L L L L L	XHLLLLLL	XXHLLLLL	X X X H L L L L L	XXXXHLLLL	X X X X H L L L	X X X X H L L	X X X X X X X H L				

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H165L	CDIP-16	25 Units/Rail
MC10H165P	PDIP-16	25 Units/Rail
MC10H165FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	144	_	131	_	144	mA
linH	Input Current High Pin 4 Data Inputs	- -	510 600	- -	320 370	- -	320 370	μAdc
linL	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.7	2.4	0.7	2.4	0.7	2.4	ns
	Data Input Output Clock Input Output	0.7 0.7	3.4 2.2	0.7 0.7	3.4 2.2	0.7 0.7	3.4 2.2	
t _{set}	Set-up Time	3.0	-	3.0	-	3.0	-	ns
^t hold	Hold Time	0.5	-	0.5	-	0.5	_	ns
t _r	Rise Time	0.5	2.4	0.5	2.4	0.5	2.4	ns
t _f	Fall Time	0.5	2.4	0.5	2.4	0.5	2.4	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

8-INPUT PRIORITY ENCODER

The MC10H165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10H165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

LOGIC DIAGRAM




Numbers at ends of terminals denote pin numbers for L and P packages.

APPLICATION INFORMATION

A typical application of the MC10H165 is the decoding of system status on a priority basis. A 64–line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different system conditions,

as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER



5-Bit Magnitude Comparator

The MC10H166 is a 5-Bit Magnitude Comparator and is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and no increase in power-supply current.


The MC10H166 is a high–speed expandable 5–bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. The A = B function can be obtained by wire–ORing these outputs (a low level indicates A = B) or by wire–NORing the outputs (a high level indicates A = B). A high level on the enable function forces both outputs low.

- Propagation Delay, Data-to-Output, 2.0 ns Typical
- Power Dissipation 440 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

	Inputs	Out	puts	
Ē	Α	В	A < B	A > B
Н	Х	Х	L	L
L	WORD A =	= WORD B	L	L
L	WORD A	> WORD B	L	Н
L	WORD A	< WORD B	Н	L

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10h166L	CDIP-16	25 Units/Rail
MC10h166P	PDIP-16	25 Units/Rail
MC10h166FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0 °		25 °		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	117	1	106	-	117	mA
linH	Input Current High	_	350	-	220	-	220	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	-	0.3	-	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Data-to-Output Enable-to-Output	1.1 0.6	3.5 1.7	1.1 0.7	3.7 1.7	1.2 0.7	4.1 1.8	ns
t _r	Rise Time	0.6	1.5	0.6	1.6	0.6	1.7	ns
tf	Fall Time	0.6	1.5	0.6	1.6	0.6	1.7	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

LOGIC DIAGRAM






FIGURE 1 - 9-BIT MAGNITUDE COMPARATOR



For longer word lengths, the MC10H166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A>B and A<B outputs are fed to the A0 and B0 inputs respectively

of the next device. The connection for an A=B output is also shown. The worst case delay time of serial expansion is equal to the number of comparators times the data—to—output delay.

FIGURE 2 – 25-BIT MAGNITUDE COMPARATOR




Dual Binary to 1-4 Decoder (Low)

The MC10H171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

- Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H171L	CDIP-16	25 Units/Rail
MC10H171P	PDIP-16	25 Units/Rail
MC10H171FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0 °		25 °		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	85	_	77	ı	85	mA
linH	Input Current High	_	425	_	265	ı	265	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	1	0.3	_	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

		0 °		25 °		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
^t pd	Propagation Delay Data Select	0.5 0.5	2.0 2.6	0.5 0.5	2.1 2.7	0.5 0.5	2.2 2.8	ns
t _r	Rise Time	0.5	1.7	0.5	1.8	0.5	1.9	ns
t _f	Fall Time	0.5	1.7	0.5	1.8	0.5	1.9	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


TRUTH TABLE

En	able Inpu	ıts	Inp	uts				Out	outs			
Ē	E0	E1	Α	В	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	L	L	L	L	L	Н	Н	Н	L	Н	Н	Н
L	L	L	L	Н	Н	L	Н	Н	Н	L	Н	Н
L	L	L	Н	L	Н	Н	L	Н	Н	Н	L	Н
L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	L
L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н

Dual Binary to 1-4-Decoder (High)

The MC10H172 is a binary coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E}0$ or $\overline{E}1$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

- Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible



DIP

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H172L	CDIP-16	25 Units/Rail
MC10H172P	PDIP-16	25 Units/Rail
MC10H172FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	85	_	77	_	85	mA
linH	Input Current High	_	425	_	265	-	265	μΑ
linL	Input Current Low	0.5	ı	0.5	_	0.3	-	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
^t pd	Propagation Delay Data Select	0.5 0.5	2.0 2.6	0.5 0.5	2.1 2.7	0.5 0.5	2.2 2.8	ns
t _r	Rise Time	0.5	1.7	0.5	1.8	0.5	1.9	ns
t _f	Fall Time	0.5	1.7	0.5	1.8	0.5	1.9	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

TRUTH TABLE

En	able Inpu	ıts	Inp	uts				Out	outs			
Ē	Ē1	E0	Α	В	Q1 0	Q1 1	Q1 2	Q1 3	Q0 0	Q0 1	Q0 2	Q0 3
L	Н	Н	L	L	Н	L	L	L	Н	L	L	L
L	Н	Н	L	Н	L	Н	L	L	L	Н	L	L
L	Н	Н	Н	L	L	L	Н	L	L	L	Н	L
L	Н	Н	Н	Н	L	L	L	Н	L	L	L	Н
L	L	Н	L	L	L	L	L	L	Н	L	L	L
L	Н	L	L	L	Н	L	L	L	L	L	L	L
Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L

X = Don't Care

Quad 2-Input Multiplexer/ Latch


The MC10H173 is a quad 2-input multiplexer with latch. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Data Propagation Delay, 1.5 ns Typical
- Power Dissipation, 275 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

SELECT	CLOCK	Q0 _{n + 1}
Н	L	D00
L	L	D01
X	Н	Q0 _n

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping		
MC10H173L	CDIP-16	25 Units/Rail		
MC10H173P	PDIP-16	25 Units/Rail		
MC10H173FN	PLCC-20	46 Units/Rail		

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0 °		25°		75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	73	_	66	_	73	mA
linH	Input Current High Pins 3–7 & 10–13 Pin 9	- -	510 475	- -	320 300	- -	320 300	μΑ
linL	Input Current Low	0.5	-	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Data Clock Select	0.7 1.0 1.0	2.3 3.7 3.6	0.7 1.0 1.0	2.3 3.7 3.6	0.7 1.0 1.0	2.3 3.7 3.6	ns
^t set	Set-up Time Data Select	0.7 1.0	- -	0.7 1.0	- -	0.7 1.0	- -	ns
^t hold	Hold Time Data Select	0.7 1.0	- -	0.7 1.0	- -	0.7 1.0	- -	ns
t _r	Rise Time	0.7	2.4	0.7	2.4	0.7	2.4	ns
t _f	Fall Time	0.7	2.4	0.7	2.4	0.7	2.4	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION

The MC10173 is a quad two-channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input

will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

LOGIC DIAGRAM



 V_{CC} = PIN 16 V_{EE} = PIN 8

Dual 4 to 1 Multiplexer


The MC10H174 is a Dual 4-to-1 Multiplexer. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 305 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

Y3 10 -

X0 3 X1 5 X2 4 X3 6 A 7 B 9 ENABLE 14 Y0 13 Y1 11 Y2 12

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H174L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

TRUTH TABLE

ENABLE	ADDRES	OUT	PUTS	
Ē	В	А	Z	W
Н	Х	Х	L	L
L	L	L	X0	Y0
L	L	Н	X1	Y1
L	Н	L	X2	Y2
L	Н	Н	Х3	Y3

Device	Package	Shipping
MC10H174L	CDIP-16	25 Units/Rail
MC10H174P	PDIP-16	25 Units/Rail
MC10H174FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ိ

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0	0 °		25°		75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	80	_	73	_	80	mA
linH	Input Current High Pins 3–7 & 9–13 Pin 14	- -	475 670	- -	300 420	- -	300 420	μAdc
linL	Input Current Low	0.5	_	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay							ns
1 '	Data	0.7	2.4	0.8	2.5	0.9	2.6	
	Select (A, B)	1.0	2.8	1.1	2.9	1.2	3.2	
	Enable	0.4	1.45	0.4	1.5	0.5	1.7	
t _r	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t _f	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Quint Latch


The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

TRUTH TABLE

D	C0	C1	Reset	Q _{n+1}
L H X X X	L H X H X	L X H X	X X L H H	L H Qn Qn L L

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H175L	CDIP-16	25 Units/Rail
MC10H175P	PDIP-16	25 Units/Rail
MC10H175FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0)°	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	107	_	97	_	107	mA
linH	Input Current High Pins 5,6,7,9,10,12,13 Pin 11	- -	565 1120	- -	335 660	- -	335 660	μА
linL	Input Current Low	0.5	-	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay							ns
	Data	0.6	1.6	0.6	1.6	0.6	1.7	
	Clock	0.7	1.9	0.7	2.0	0.8	2.1	
	Reset	1.0	2.2	1.0	2.3	1.0	2.4	
t _{set}	Set-up Time	1.5	_	1.5	_	1.5	ı	ns
^t hold	Hold Time	0.8	_	0.8	_	0.8	-	ns
t _r	Rise Time	0.5	1.8	0.5	1.9	0.5	2.0	ns
t _f	Fall Time	0.5	1.8	0.5	1.9	0.5	2.0	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


APPLICATION INFORMATION

The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two–input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the

positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. THE RESET INPUT IS ENABLED ONLY WHEN THE CLOCK IS IN THE HIGH STATE.

LOGIC DIAGRAM



Hex D Master-Slave Flip-Flop

The MC10H176 contains six master slave type D flip-flops with a common clock. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock frequency and propagation delay and no increase in power-supply current.


- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

CLOCKED TRUTH TABLE

С	Q	Q _{n+1}
L	Х	Qn
H *	L	L
H *	Н	Н

* A clock H is a clock transition from a low to a high state.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Device Package			
MC10H176L	CDIP-16	25 Units/Rail		
MC10H176P	PDIP-16	25 Units/Rail		
MC10H176FN	PLCC-20	46 Units/Rail		

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	123	-	112	-	123	mA
linH	Input Current High Pins 5,6,7,10,11,12 Pin 9	- -	425 670	- -	265 420	- -	265 420	μΑ
linL	Input Current Low	0.5	_	0.5	_	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.9	2.1	0.9	2.2	1.0	2.4	ns
t _{set}	Set-up Time	1.5	-	1.5	ı	1.5	-	ns
thold	Hold Time	0.9	-	0.9	ı	1.0	-	ns
t _r	Rise Time	0.5	1.8	0.5	1.9	0.5	2.0	ns
t _f	Fall Time	0.5	1.8	0.5	1.9	0.5	2.0	ns
ftog	Toggle Frequency	250	_	250	-	250	-	MHz


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION

The MC10H176 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus, outputs may

change only on a positive—going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master—slave construction of this device.

LOGIC DIAGRAM




Look-Ahead Carry Block

The MC10H179 is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Power Dissipation, 300 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible





Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping		
MC10H179L	CDIP-16	25 Units/Rail		
MC10H179P	PDIP-16	25 Units/Rail		
MC10H179FN	PLCC-20	46 Units/Rail		

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	-	79	_	72	_	79	mA
l _{in} H	Input Current High Pins 5 and 9 Pins 4, 7 and 11 Pin 14 Pin 12 Pins 10 and 13	- - - -	465 545 705 790 870	- - - -	275 320 415 465 510	- - - -	275 320 415 465 510	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	_	μΑ
VOH	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay P to PG G, P, C _n to C _n or GG	0.4	1.4	0.4	1.5 2.4	0.5 0.8	1.7 2.6	ns
t _r	Rise Time	0.5	1.7	0.5	1.8	0.5	1.9	ns
t _f	Fall Time	0.5	1.7	0.5	1.8	0.5	1.9	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

LOGIC DIAGRAM



TYPICAL APPLICATIONS

The MC10H179 is a high–speed, low–power, standard MECL complex function that is designed to perform the look–ahead carry function. This device can be used with the MC10H181 4–bit ALU directly, or with the MC10H180 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

When used with the MC10H181, the MC10H179 performs a second order or higher look-ahead. Figure 2

shows a 16-bit look-ahead carry arithmetic unit. Second order carry is valuable for longer binary words. As an example, addition of two 32-bit words is improved from 30 nanoseconds with ripple-carry techniques. A block diagram of a 32-bit ALU is shown in Figure 1. The MC10H179 may also be used in many other applications. It can, for example, reduce system package count when used to generate functions of several variables.

FIGURE 1 - 32-BIT ALU WITH CARRY LOOK-AHEAD





FIGURE 2 - 16-BIT FULL LOOK-AHEAD CARRY ARITHMETIC LOGIC UNIT




Dual 2-Bit Adder/Subtractor

The MC10H180 is a high–speed, low–power, general–purpose adder/ subtractor. It is designed to be used in special purpose adders/subtractors or in high–speed multiplier arrays.

Inputs for each adder are Carry-in, Operand A, and Operand B; outputs are Sum, Sum and Carry-out. The common select inputs serve as a control line to Invert A for subtract, and a control line to Invert B.

- Propagation Delay, 1.8 ns Typical, Operand and Select to Output
- Power Dissipation, 360 mW Typicalh180
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



POSITIVE LOGIC ONLY


 $A' = \overline{A \oplus SEL_A} = A \odot SEL_A$

 $B' = \overline{B \oplus SEL_B} = B \odot SEL_B$ $S = \overline{C_{|N|}} (\overline{A'} B' + \overline{A'} \overline{B'}) +$

 $S = C[N(A'B' + \overline{A'B'}) + C[N(A'B' + \overline{A'B'})]$

 $C_{OUT} = C_{IN}A' + C_{IN}B' + A' B'$

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H180L	CDIP-16	25 Units/Rail
MC10H180P	PDIP-16	25 Units/Rail
MC10H180FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0°		5°	75°		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	95	_	86	_	95	mA
l _{in} H	Input Current High Pins 4, 12 Pins 7, 9 Pins 5, 6, 10, 11	- - -	665 515 410	1 1 1	417 320 255	- - -	417 320 255	μА
linL	Input Current Low	0.5	_	0.5	_	0.3	-	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage (1)	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage (1)	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

^t pd	Propagation Delay Operand to Output Select to Output Carry–in to Output	0.6 0.6 0.4	2.4 2.2 1.6	0.7 0.7 0.4	2.5 2.3 1.7	0.8 0.8 0.4	2.8 2.6 1.8	ns
t _r	Rise Time	0.5	2.0	0.5	2.1	0.5	2.2	ns
t _f	Fall Time	0.5	2.0	0.5	2.1	0.5	2.2	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

FUNCTION SELECT TABLE

SelA	SelB	Function
Н	Н	S = A plus B
Н	L	S = A minus B
L	Н	S = B minus A
L	L	S = 0 minus A minus B

TRUTH TABLE

FUNCTION		INPUT	S					
FUNCTION	SelA	SelB	A0	В0	C _{in}	S0	<u>S0</u>	C _{out}
ADD							エーコエコエコ	
SUBTRACT	1111111					IJJIJI		LHLLHHLH

FUNCTION		INPUT	rs						
FUNCTION	SelA	SelB	A0	ВО	C _{in}	SO	<u>S0</u>	C _{out}	
REVERSE SUBTRACT						H			
					TLTLTL		H	I-T-II	

4-Bit Arithmetic Logic Unit/ Function Generator

The MC10H181 is a high–speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four–bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (P_G) and carry generate (G_G) are provided to allow fast operations on very long words using a second order look—ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

When used with the MC10H179, full-carry look-ahead, as a second order look-ahead block, the MC10H181 provides high-speed arithmetic operations on very long words.

This 10H part is a functional/pinout duplication of the standard MECL 10K family part with 100% improvement in propagation delay and no increase in power supply current.

- Improved Noise Margin, 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-24 L SUFFIX CASE 758





PDIP-24 P SUFFIX CASE 724





PLCC-28 FN SUFFIX CASE 776




A = Assembly Location


WL = Wafer Lot

YY = Year


WW = Work Week

Device	Package	Shipping
MC10H181L	CDIP-24	15 Units/Rail
MC10H181P	PDIP-24	15 Units/Rail
MC10H181FN	PLCC-28	37 Units/Rail





DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to V _{EE}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ိ

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5.0%) (See Note 1.)

		0	0°		!5°	+		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙΕ	-	159	-	145	-	159	mA
Input Current High Pin 22 Pins 14,23 Pins 13,15,17 Pins 10,16,18,21 Pins 9,11,19,20	linH	- - - -	720 405 515 475 465	- - - -	450 255 320 300 275	- - - -	450 255 320 300 275	μА
Input Current Low Pins 9–11, 13–22	linL	0.5	_	0.5	_	0.3	-	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

					AC Switching Characteristics						
					0°C		+2	5°C	+7	5°C	
Characteristic	Symbol	Input	Output	Conditions †	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay	t+ +, t	C _n	C _{n+4}	A0,A1,A2,A3	0.7	2.0	0.7	2.0	0.7	2.2	ns
Rise Time, Fall Time	t+, t-	C _n	C _{n+4}	A0,A1,A2,A3	0.6	2.0	0.6	2.0	0.7	2.2	ns
Propagation Delay Rise Time, Fall Time	t++, t+ -, t-+, t t+, t-	C _n C _n C _n	F1 F1 F1	A0	1.0 0.7	3.0 2.2	1.0 0.7	3.0	1.2 0.7	3.3 2.4	ns
Propagation Delay Rise Time, Fall Time	t+ +, t+ -, t- +, t t+, t-	A1 A1 A1	F1 F1 F1		1.5 0.7	3.7 2.0	1.5 0.7	3.7 2.0	1.6 0.7	4.0 2.2	ns
Propagation Delay	t+ +, t	A1	P _G	\$0,\$3	1.5	3.7	1.5	3.7	1.6	4.0	ns
Rise Time, Fall Time	t+, t-	A1	P _G	\$0,\$3	0.9	2.4	0.9	2.4	0.9	2.6	ns
Propagation Delay	t+ +, t	A1	G _G	A0,A2,A3,C _n	1.5	3.7	1.5	3.7	1.6	3.9	ns
Rise Time, Fall Time	t+, t-	A1	G _G	A0,A2,A3,C _n	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+ -, t- +	A1	C _{n+4}	A0,A2,A3,C _n	1.5	3.6	1.5	3.6	1.6	3.9	ns
Rise Time, Fall Time	t+, t-	A1	C _{n+4}	A0,A2,A3,C _n	0.5	2.0	0.5	2.0	0.5	2.2	ns
Propagation Delay	t+ +, t- +	B1	F1	S3,C _n	2.0	4.5	2.0	4.5	2.1	4.8	ns
Rise Time, Fall Time	t+, t-	B1	F	S3,C _n	0.7	2.3	0.7	2.3	0.7	2.5	ns
Propagation Delay	t+ +, t	B1	P _G	S0,A1	1.5	3.8	1.5	3.8	1.6	4.0	ns
Rise Time, Fall Time	t+, t-	B1	P _G	S0,A1	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+ +, t	B1	G _G	S3,C _n	1.5	3.7	1.5	3.7	1.6	4.0	ns
Rise Time, Fall Time	t+, t-	B1	G _G	S3,C _n	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+ -, t- +	B1	C _{n+4}	S3,C _n	2.0	4.0	2.0	4.0	2.1	4.3	ns
Rise Time, Fall Time	t+, t-	B1	C _{n+4}	S3,C _n	0.5	2.0	0.5	2.2	0.5	2.2	ns
Propagation Delay	t+ +, t+ -	M	F1	-	1.5	4.2	1.5	4.2	1.6	4.5	ns
Rise Time, Fall Time	t+, t-	M	F1		0.8	2.3	0.8	2.3	0.8	2.5	ns
Propagation Delay	t+ -, t- +	S1	F1	A1,B1	1.5	4.5	1.5	4.5	1.6	4.8	ns
Rise Time, Fall Time	t+, t-	S1	F1	A1,B1	0.7	2.0	0.7	2.0	0.7	2.2	ns
Propagation Delay	t-+, t+ -	S1	P _G	A3,B3	1.5	4.0	1.5	4.0	1.6	4.3	ns
Rise Time, Fall Time	t+, t-	S1	P _G	A3,B3	0.7	2.0	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+ -, t- +	S1	C _{n+4}	A3,B3	1.5	4.1	1.5	4.1	1.6	4.4	ns
Rise Time, Fall Time	t+, t-	S1	C _{n+4}	A3,B3	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+ -, t- +	S1	G _G	A3,B3	1.3	4.5	1.3	4.5	1.4	4.8	ns
Rise Time, Fall Time	t+, t-	S1	G _G	A3,B3	0.5	3.2	0.5	3.2	0.5	3.4	ns

[†] Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. $V_{CC1} = V_{CC2} = +2.0 \text{ Vdc}$, $V_{EE} = -3.2 \text{ Vdc}$

Hex D Master-Slave Flip-Flop with Reset

The MC10H186 is a hex D type flip—flop with common reset and clock lines. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock toggle frequency and propagation delay and no increase in power—supply current.


- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

CLOCKED TRUTH TABLE

R	С	D	Qn+1
L	L	Х	Qn
L	H *	L	L
L	H *	Н	Н
Н	L	Х	L

 A clock H is a clock transition from a low to a high state.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H186L	CDIP-16	25 Units/Rail
MC10H186P	PDIP-16	25 Units/Rail
MC10H186FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current - Continuous - Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	′ 5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	121	-	110	-	121	mA
l _{inH}	Input Current High Pins 5,6,7,10,11,12 Pin 9 Pin 1	- - -	430 670 1250		265 420 765		265 420 765	μА
l _{inL}	Input Current Low	0.5	-	0.5	_	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

tpd	Propagation Delay	0.7	3.0	0.7	3.0	0.7	3.0	ns
t _{set}	Set-up Time	1.5	-	1.5	_	1.5	-	ns
^t hold	Hold Time	1.0	-	1.0	_	1.0	-	ns
t _r	Rise Time	0.7	2.6	0.7	2.6	0.7	2.6	ns
t _f	Fall Time	0.7	2.6	0.7	2.6	0.7	2.6	ns
f _{tog}	Toggle Frequency	250		250		250		MHz
t _{rr}	Reset Recovery Time (t ₁₋₉₊)	3.0	-	3.0	-	3.0	_	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION

The MC10H186 contains six high–speed, master slave type "D" flip–flops. Data is entered into the master when the clock is low. Master–to–slave data transfer takes place on the positive–going Clock transition. Thus outputs may change only on a positive–going Clock transition. A change

in the information present at the data (D) input will not affect the output information any other time due to the master–slave construction of this device. A common Reset is included in this circuit. THE RESET ONLY FUNCTIONS WHEN THE CLOCK IS LOW.

LOGIC DIAGRAM




Hex Buffer with Enable

The MC10H188 is a high–speed Hex Buffer with a common Enable input. When Enable is in the high–state, all outputs are in the low–state. When Enable is in the low–state, the outputs take the same state as the inputs.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible


LOGIC DIAGRAM



TRUTH TABLE					
Inp	outs	Output			
Х	Υ	OUT			
L	L	L			
L	Н	Н			
Н	L	L			
Н	Н	Ĺ			

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H188L	CDIP-16	25 Units/Rail
MC10H188P	PDIP-16	25 Units/Rail
MC10H188FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}}$ = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	46	-	42	1	46	mA
l _{inH}	Input Current High	_	495	-	310	-	310	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	-	0.3	1	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Enable Data	0.7 0.7	2.2 1.9	0.7 0.7	2.2 1.9	0.7 0.7	2.2 1.9	ns
t _r	Rise Time	0.7	2.4	0.7	2.4	0.7	2.4	ns
t _f	Fall Time	0.7	2.4	0.7	2.4	0.7	2.4	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


Hex Inverter with Enable

The MC10H189 is a Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low–state. When Enable is in the high–state, all outputs are low.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible


LOGIC DIAGRAM



TR	TRUTH TABLE					
Inp	uts	Output				
Х	Υ	OUT				
L	L	Н				
L	Η	L				
H	L	Ш				
Н	Н	L				

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H189L	CDIP-16	25 Units/Rail
MC10H189P	PDIP-16	25 Units/Rail
MC10H189FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	46	ı	42	-	46	mA
linH	Input Current High	_	495	ı	310	-	310	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	_	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.7	0.0	0.7	0.0	0.7		ns
	Enable	0.7	2.2	0.7	2.2	0.7	2.3	
	Data	0.7	1.9	0.7	1.9	0.7	1.9	
t _r	Rise Time	0.7	2.4	0.7	2.4	0.7	2.4	ns
t _f	Fall Time	0.7	2.4	0.7	2.4	0.7	2.4	ns


^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

Dual 4-5-Input OR/NOR Gate


The MC10H209 is a Dual 4–5–input OR/NOR gate. This MECL part is a functional/pinout duplication of the MECL III part MC1688.

- Propagation Delay Average, 0.75 ns Typical
- Power Dissipation 125 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com


MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H209L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H209L	CDIP-16	25 Units/Rail
MC10H209P	PDIP-16	25 Units/Rail
MC10H209FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note 1.)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	_	-	30	-	-	mA
linH	Input Current High	_	640	-	400	-	400	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

	^t pd	Propagation Delay	0.4	1.15	0.4	1.15	0.4	1.15	ns
	t _r	Rise Time	0.4	1.5	0.4	1.5	0.4	1.6	ns
Γ	t _f	Fall Time	0.4	1.5	0.4	1.5	0.4	1.6	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


Dual 3-Input 3-Output OR Gate

The MC10H210 is designed to drive up to six transmission lines simultan—eously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H210 particularly useful in clock distribution applications where minimum clock skew is desired.


- Propagation Delay Average, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



 $V_{CC1} = PINS 1, 15$ $V_{CC2} = PIN 16$ $V_{EE} = PIN 8$

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10H210L	CDIP-16	25 Units/Rail
MC10H210P	PDIP-16	25 Units/Rail
MC10H210FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	42	-	38	ı	42	mA
linH	Input Current High	_	720	-	450	-	450	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	1	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

t _{pd}	Propagation Delay	0.5	1.55	0.55	1.55	0.6	1.7	ns
t _r	Rise Time	0.75	1.8	0.75	1.9	0.8	2.0	ns
t _f	Fall Time	0.75	1.8	0.75	1.9	0.8	2.0	ns

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Note: If crosstalk is present, double bypass capacitor to 0.2 μF.


Dual 3-Input 3-Output NOR Gate

The MC10H211 is designed to drive up to six transmission lines simultan—eously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.


The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H211 particularly useful in clock distribution applications where minimum clock skew is desired.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H211L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H211L	CDIP-16	25 Units/Rail
MC10H211P	PDIP-16	25 Units/Rail
MC10H211FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0	0° 25° 75°		75°			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	42	-	38	-	42	mA
linH	Input Current High	_	720	-	450	ı	450	μΑ
linL	Input Current Low	0.5	-	0.5	-	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

	^t pd	Propagation Delay	0.7	1.6	0.7	1.6	0.7	1.7	ns
	t _r	Rise Time	0.9	2.0	0.9	2.2	0.9	2.4	ns
Γ	t _f	Fall Time	0.9	2.0	0.9	2.2	0.9	2.4	ns


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is
maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Note: If crosstalk is present, double bypass capacitor to 0.2
μF.

Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers

The MC10H330 is a Quad Bus Driver/Receiver with two–to–one output multiplexers. These multiplexers have a common select and output enable. When disabled, $(\overline{OE} = \text{high})$ the bus outputs go to -2.0 V. Their output can be brought to a low state (VOL) by applying a high level to the receiver enable ($\overline{RE} = \text{High}$). The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50–ohm resistor to –2.0 volts dc. Bus outputs are terminated through a 25–ohm resistor to –2.0 volts dc. Bus outputs dc. Bus outputs are terminated through a 25–ohm resistor to –2.0 volts dc.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-24 L SUFFIX CASE 758





PDIP-24 P SUFFIX CASE 724





PLCC-28 FN SUFFIX CASE 776



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H330L	CDIP-24	15 Units/Rail
MC10H330P	PDIP-24	15 Units/Rail
MC10H330FN	PLCC-28	37 Units/Rail

MAXIMUM RATINGS


Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ိ ၁

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note)

		0	0	2	5°	7	75 °	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	157	_	143	-	157	mA
l _{inH}	Input Current High Pins 5–8, 17–20 Pins 16, 21 Pin 9		667 514 475		417 321 297	1 1 1	417 321 297	μΑ
l _{inL}	Input Current Low	0.5	_	0.5	ı	0.3	_	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

tpd	Propagation Delay							ns
	Select-to-Input	1.8	5.3	1.8	5.3	1.8	5.3	
	Data-to-Bus Output	0.5	2.0	0.5	2.0	0.5	2.0	
	Select-to-Bus							
	Output	1.0	3.2	1.0	3.2	1.0	3.2	
	OE-to-Bus Output	0.8	2.2	0.8	2.2	0.8	2.2	
	Bus-to-Input	0.8	2.1	0.8	2.1	0.8	2.4	
	RE-to-Input	0.5	2.2	0.5	2.2	0.5	2.2	
	Data-to-Receiver							
	Input	1.3	4.0	1.3	4.0	1.3	4.0	
t _r	Rise Time	0.5	2.0	0.5	2.0	0.5	2.0	ns
t _f	Fall Time	0.5	2.0	0.5	2.0	0.5	2.0	ns

LOGIC DIAGRAM



MULTIPLEXER TRUTH TABLE

OE	S	W _{Bus}	X _{Bus}	Y _{Bus}	Z _{Bus}
H	X	-2.0 V	-2.0 V	–2.0 V	–2.0 V
L	L	W0	X0	Y0	Z0
L	H	W1	X1	Y1	Z1

RECEIVER TRUTH TABLE


RE		W _{in}	X _{in}	Yin	Z _{in}
Н		L	L	L	L
L	П	W _{Bus}	X _{Bus}	Y _{Bus}	Z _{Bus}

Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers

The MC10H332 is a Dual Bus Driver/Receiver with four–to–one output multiplexers. These multiplexers have common selects and output enable. When disabled, $(\overline{OE} = \text{high})$ the bus outputs go to –2.0 V. The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

DIP & PLCC PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50–ohm resistor to –2.0 volts dc. Bus outputs are terminated through a 25–ohm resistor to –2.0 volts dc.



http://onsemi.com

MARKING DIAGRAMS



CDIP-20 L SUFFIX CASE 732





PDIP-20 P SUFFIX CASE 738





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H332L	CDIP-20	18 Units/Rail
MC10H332P	PDIP-20	18 Units/Rail
MC10H332FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note 1.)

		0)°	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	115	_	110	_	115	mA
l _{inH}	Input Current High Pins 3,4,5,6,14, 15,16,17 Pins 7,8 Pins 13, 18	- - -	667 437 456	- - -	417 273 285	- - -	417 273 285	μА
l _{inL}	Input Current Low	0.5	_	0.5	_	0.3	ı	μΑ
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

^t pd	Propagation Delay Data-to-Bus Output Select-to-Bus	0.8	3.0	0.8	3.0	0.8	3.2	ns
	Output	0.8	3.4	0.8	3.4	0.8	3.8	
	OE-to-Bus Output	0.8	2.4	0.8	2.4	0.8	2.6	
	Bus-to-Receiver	0.8	2.1	0.8	2.1	0.8	2.4	
	Select-to-Receiver	1.8	4.5	1.8	4.5	1.8	5.0	
	RE-to-Receiver	0.8	2.2	0.8	2.2	0.8	2.5	
	Data-to-Receiver	1.3	4.0	1.3	4.0	1.3	4.5	
t _r	Rise Time	0.5	2.0	0.5	2.0	0.5	2.1	ns
t _f	Fall Time	0.5	2.0	0.5	2.0	0.5	2.1	ns

^{1.} Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


MULTIPLEXER TRUTH TABLE

OE	S1	S0	X _{Bus}	Y _{Bus}
Н	Х	Х	-2.0V	-2.0V
L	L	L	X0	Y0
L	L	Н	X1	Y1
L	Н	L	X2	Y2
L	Н	Н	Х3	Y3

RECEIVER TRUTH TABLE

RE	Xin	Yin
Н	L	L
L	X _{Bus}	Y _{Bus}

LOGIC DIAGRAM




Quad Bus Driver/Receiver with Transmit and Receiver Latches

The MC10H334 is a Quad Bus $\underline{Driver}/Receiver$ with transmit and receiver latches. When disabled, $(\overline{OE} = high)$ the bus outputs will fall to -2.0 V. Data to be transmitted or received is passed through its respective latch when the respective latch enable $(\overline{DLE} \text{ and } \overline{RLE})$ is at a low level. Information is latched on the positive transition of \overline{DLE} and \overline{RLE} . The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.6 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

DIP & PLCC PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50–ohm resistor to –2.0 volts dc. Bus outputs are terminated through a 25–ohm resistor to –2.0 volts dc.



http://onsemi.com

MARKING DIAGRAMS



CDIP-20 L SUFFIX CASE 732





PDIP-20 P SUFFIX CASE 738





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H334L	CDIP-20	18 Units/Rail
MC10H334P	PDIP-20	18 Units/Rail
MC10H334FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS


Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to VEE	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note)

		0	0	2	5°	7	′5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Power Supply Current	_	161	_	161	ı	161	mA
l _{inH}	Input Current High Pins 5,6,15,16 Pins 7,14 Pin 17	- - -	397 460 520		273 297 357	1 1 1	273 297 357	μΑ
linL	Input Current Low	0.5	_	0.5	-	0.3	-	μΑ
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

tpd	Propagation Delay							ns
"	Data-to-Bus Output	0.5	2.5	0.5	2.5	0.5	2.5	
	DLE-to-Bus Output	1.0	2.7	1.0	2.7	1.0	2.7	
	OE-to-Bus Output	0.5	2.5	0.5	2.5	0.5	2.5	
	Bus-to-R0	0.5	1.9	0.5	1.9	0.5	1.9	
	RLE-to-R0	0.5	2.1	0.5	2.1	0.5	2.1	
	Data-to-Receiver R0	1.0	3.8	1.0	3.8	1.0	3.8	
t _r	Rise Time	0.5	2.2	0.5	2.2	0.5	2.2	ns
t _f	Fall Time	0.5	2.2	0.5	2.2	0.5	2.2	ns

LOGIC DIAGRAM



PECL* to TTL Translator


(+5 Vdc Power Supply Only)

The MC10H350 is a member of Motorola's 10H family of high performance ECL logic. It consists of 4 translators with differential inputs and TTL outputs. The 3–state outputs can be disabled by applying a HIGH TTL logic level on the common OE input.

The MC10H350 is designed to be used primarily in systems incorporating both ECL and TTL logic operating off a common power supply. The separate V_{CC} power pins are not connected internally and thus isolate the noisy TTL V_{CC} runs from the relatively quiet ECL V_{CC} runs on the printed circuit board. The differential inputs allow the H350 to be used as an inverting or noninverting translator, or a differential line receiver. The H350 can also drive CMOS with the addition of a pullup resistor.


- Propagation Delay, 3.5 ns Typical
- MECL 10K-Compatible

LOGIC DIAGRAM



V_{CC} (+5.0 VDC) = PINS 1 AND 16 GND = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H350L	CDIP-16	25 Units/Rail
MC10H350P	PDIP-16	25 Units/Rail
MC10H350FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
Vcc	Power Supply (VEE = Gnd)	7.0	Vdc
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 5\%$) (See Note 1.)

			T _A = 0°0	to 75°C	
Symbol	Characteristic	;	Min	Max	Unit
ICC	Power Supply Current	TTL ECL	_ _	20 12	mA
I _I IH	Input Current High	Pin 9 Others	_ _	20 50	μА
I _{IL} I _{INL}	Input Current Low	Pin 9 Others		-0.6 50	mA μA
V _{IH}	Input Voltage High	Pin 9	2.0	-	Vdc
V _{IL}	Input Voltage Low	Pin 9	-	0.8	Vdc
VDIFF	Differential Input Voltage (Note 1.)	Pins 3–6, 11–14 (1)	350	-	mV
VCM	Voltage Common Mode	Pins 3–6, 11–14	2.8	Vcc	Vdc
VOH	Output Voltage High IOH = 3.0 mA		2.7	-	Vdc
VOL	Output Voltage Low IOL = 20 mA		-	0.5	Vdc
los	Short Circuit Current VOUT = 0 V		-60	-150	mA
lozh	Output Disable Current High VOUT = 2.7 V		-	50	μА
lozL	Output Disable Current Low VOUT = 0.5 V		-	-50	μА

^{1.} Common mode input voltage to pins 3-4, 5-6, 11-12, 13-14 must be between the values of 2.8 V and 5.0 V. This common mode input voltage range includes the differential input swing.

 $^{2. \ \ \}text{For single ended use, apply 3.75 V (V}_{BB}) \ \text{to either input depending on output polarity required. Signal level range to other input is 3.3 V to 4.2 V.}$

^{3.} Any unused gates should have the inverting inputs tied to V_{CC} and the non–inverting inputs tied to ground to prevent output glitching.


^{4. 1.0} V to 2.0 V w/50 pF into 500 ohms.

^{*}Positive Emitter Coupled Logic


ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ±5%) (See Notes 1 & 4)

		T _A = 0°C to 75°C		
Symbol	Characteristic	Min	Max	Unit
AC PARAMETERS (C _L = 50 pF) (V_{CC} = 5.0 ± 5%) (T _A = 0°C to 75°C)				
t _{pd}	Propagation Delay Data (50% to 1.5V)	1.5	5.0	ns
t _r	Rise Time (Note 4.)	0.3	1.6	ns
t _f	Fall Time (Note 4.)	0.3	1.6	ns
^t pdLZ ^t pdHZ	Output Disable Time	2.0 2.0	6.0 6.0	ns
^t pdZL ^t pdZH	Output Enable Time	2.0 2.0	8.0 8.0	ns

3-STATE SWITCHING WAVEFORMS



TEST LOAD



*INCLUDES JIG AND PROBE CAPACITANCE

Application Note: Pin 9 is an $\overline{\text{OE}}$ and the 10H350 is disabled when $\overline{\text{OE}}$ is at V $_{\text{IH}}$ or higher.

Quad TTL/NMOS to PECL* Translator


The MC10H351 is a quad translator for interfacing data between a saturated logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and PECL complementary open—emitter outputs that allow use as an inverting/non—inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state (\approx +3.2 V) and all inverting outputs to the PECL high logic state (\approx +4.1 V).

The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines.

- Single +5.0 Power Supply
- All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- $t_{pd} = 1.3$ nsec Typical


B IN 7 1 B OUT 2 B OUT 4 A OUT

LOGIC DIAGRAM



V_{CC} (+5.0 VDC) = PINS 6, 11, 15, 20 GND = PIN 10

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-20 L SUFFIX CASE 732 

PDIP-20 P SUFFIX CASE 738 

PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

Y = Year

WW = Work Week

Device	Package	Shipping
MC10H351L	CDIP-20	18 Units/Rail
MC10H351P	PDIP-20	18 Units/Rail
MC10H351FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
Vcc	Power Supply	0 to +7.0	Vdc
VI	Input Voltage (V _{CC} = 5.0 V)	0 to V _{CC}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = V_{CC1} = V_{CC2} = 5.0 \text{ V} \pm 5.0\%$)†

		0 °		25°		7	′ 5°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ECL	Power Supply		50	_	45	-	50	mA
TTL	Current		20	_	15	-	20	mA
I _R I _{INH}	Reverse Current Pins 7, 8, 12, 14 Pin 9	- -	25 100	- -	20 80	- -	25 100	μΑ
I _F	Forward Current Pins 7, 8, 12, 14 Pin 9	- -	-0.8 -3.2	- -	-0.6 -2.4	- -	-0.8 -3.2	mA
V _{(BR)in}	Input Breakdown Voltage	5.5	-	5.5	-	5.5	-	Vdc
VI	Input Clamp Voltage (I _{in} = -18 mA)	-	-1.5	_	-1.5	-	-1.5	Vdc
VOH	High Output Voltage (Note 1.)	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
VOL	Low Output Voltage (1)	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
VIH	High Input Voltage	2.0	-	2.0	-	2.0	-	Vdc
VIL	Low Input Voltage	-	0.8	-	0.8	-	0.8	Vdc

^{1.} With V_{CC} at 5.0 V. V_{OH}/V_{OL} change 1:1 with V_{CC}.

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
t _{pd}	Propagation Delay (Note 2)	0.4	2.2	0.4	2.2	0.4	2.1	ns
t _r	Rise Time (20% to 80%)	0.4	1.9	0.4	2.0	0.4	2.1	ns
t _f	Fall Time (80% to 20%)	0.4	1.9	0.4	2.0	0.4	2.1	ns
f _{max}	Maximum Operating Frequency	150	_	150	-	150	_	MHz

^{2.} Propagation delay is measured on this circuit from +1.5 volts on the input waveform to the 50% point on the output waveform. †Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been

^{*}Positive Emitter Coupled Logic

established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to V_{CC} –2.0 Vdc.


Quad CMOS to PECL* Translator

The MC10H352 is a quad translator for interfacing data between a CMOS logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H352 has CMOS compatible inputs and PECL complementary open–emitter outputs that allow use as an inverting/non–inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state (\approx +3.2 V) and all inverting outputs to the PECL high logic state (\approx +4.1 V).

The MC10H352 can also be used with the MC10H350 to transmit and receive CMOS information differentially via balanced twisted pair lines.


- Single +5.0 V Power Supply
- All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- $t_{pd} = 1.3$ nsec Typical

LOGIC DIAGRAM



V_{CC} (+5.0 VDC) = PINS 6, 11, 15, 20 GND = PIN 10

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-20 L SUFFIX CASE 732





PDIP-20 P SUFFIX CASE 738





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H352L	CDIP-20	18 Units/Rail
MC10H352P	PDIP-20	18 Units/Rail
MC10H352FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
Vcc	Power Supply	0 to +7.0	Vdc
VI	Input Voltage (V _{CC} = 5.0 V)	0 to V _{CC}	Vdc
l _{out}	Output Current — Continuous — Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range — Plastic — Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS $(V_{CC} = V_{CC1} = V_{CC2} = 5.0 \text{ V} \pm 5.0\%)^{\dagger}$

		0 °		25°		75 °		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ECL	Power Supply	_	50	_	45	_	50	mA
TTL	Current	_	20	_	15	_	20	mA
I _R	Reverse Current Pins 7, 8, 12, 14 Pin 9	_ _	25 100		20 80		25 100	μΑ
lF	Forward Current Pins 7, 8, 12, 14 Pin 9		-0.8 -3.2	_ _	-0.6 -2.4	_ _	-0.8 -3.2	mA
V _{(BR)in}	Input Voltage Breakdown	5.5	_	5.5	_	5.5	_	Vdc
VI	Input Clamp Voltage (I _{in} = -18 mA)	_	-1.5	_	-1.5	_	-1.5	Vdc
VOH	High Output Voltage (Note 1.)	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
VOL	Low Output Voltage (Note 1.)	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
VIH	High Input Voltage	3.15	_	3.15	_	3.15	_	Vdc
V _{IL}	Low Input Voltage	_	1.5	_	1.5	_	1.5	Vdc

^{1.} With V_{CC} at 5.0 V. V_{OH}/V_{OL} change 1:1 with V_{CC}. **Positive Emitter Coupled Logic

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
tpd	Propagation Delay (Note 2.)	0.4	1.9	0.4	2.0	0.4	2.1	ns
t _r	Rise Time (20% to 80%)	0.4	1.9	0.4	2.0	0.4	2.1	ns
t _f	Fall Time (80% to 20%)	0.4	1.9	0.4	2.0	0.4	2.1	ns
f _{max}	Maximum Operating Frequency	150	_	150	_	150	_	MHz

^{2.} Propagation delay is measured on this circuit from $V_{CC}/2$ on the input waveform to the 50% point on the output waveform.


[†]Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to V_{CC} – 2.0 Vdc.

Quad TTL to ECL Translator with ECL Strobe


The MC10H424 is a Quad TTL-to-ECL translator with an ECL strobe. Power supply requirements are ground, +5.0 volts, and -5.2 volts.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10H424L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10H424L	CDIP-16	25 Units/Rail
MC10H424P	PDIP-16	25 Units/Rail
MC10H424FN	PLCC-20	46 Units/Rail

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply (V _{CC} = 5.0 V)	-8.0 to 0	Vdc
Vcc	Power Supply (V _{EE} = – 5.2 V)	0 to +7.0	Vdc
VI	Input Voltage (ECL)	0 to V _{EE}	Vdc
VI	Input Voltage (TTL)	0 to V _{CC}	Vdc
l _{out}	Output Current - Continuous - Surge	50 100	mA
TA	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = 5.0 \text{ V} \pm 5.0\%$)

)°	25	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ΙE	Negative Power Supply Drain Current	-	72	-	66	-	72	mAdc
ICCH	Positive Power Supply	_	16	_	16	_	18	mAdc
ICCL	Drain Current	_	25	_	25	_	25	mAdc
I _R	Reverse Current Pin 5,7,10,11	-	50	-	50	-	50	μAdc
ΙF	Forward Current Pin 5,7,10,11	-	-3.2	-	-3.2	_	-3.2	mAdc
linH	Input HIGH Current Pin 6	_	450	_	310	_	310	μAdc
l _{inL}	Input LOW Current Pin 6	0.5	_	0.5	_	0.3	_	μAdc
V _{(BR)in}	Input Breakdown Voltage	5.5	-	5.5	_	5.5	_	Vdc
V _I	Input Clamp Voltage	_	-1.5	_	-1.5	_	-1.5	Vdc
Voн	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage Pin 5,7,10,11	2.0	_	2.0	_	+2.0	-	Vdc
VIL	Low Input Voltage Pin 5,7,10,11	-	0.8	-	0.8	_	0.8	Vdc
VIH	High Input Voltage Pin 6	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage Pin 6	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

Propaga- tion Delay Data Strobe	^t pd	0.5 0.5	2.2 2.2	0.5 0.5	2.3 2.3	0.5 0.5	2.4 2.4	ns
Rise Time	t _r	0.5	2.0	0.5	2.0	0.5	2.2	ns
Fall Time	t _f	0.5	2.0	0.5	2.0	0.5	2.2	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.1 volts.

APPLICATIONS INFORMATION

The MC10H424 has TTL-compatible inputs, an ECL strobe and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low-logic level, it forces all true outputs to a MECL low-logic state and all inverting outputs to a MECL high-logic state.

An advantage of this device is that TTL—level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers.

MC10H600, MC100H600

9-Bit TTL to ECL Translator

The MC10H/100H600 is a 9-bit, dual supply TTL to ECL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The H600 features both ECL and TTL logic enable controls for maximum flexibility.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- Flow-Through Configuration
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- ECL and TTL Enable Inputs
- Dual Supply

TRUTH TABLE

ENTTL

Χ

Χ

Н

Н

D

Н

L

Н

L

ENECL

Н

Н

Χ

Χ

- 3.5 ns Max D to Q
- PNP TTL Inputs for Low Loading
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

LOGIC SYMBOL ENECL -ENTTL: D0 Q0 Q1 D2 Q2 D3 Q3 TTL **ECL** D4 Q4 D5 Q5 D6 Q Q6 Н D7 L 07 Н L D8 08




ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776



MARKING

A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

PIN NAMES

PIN	FUNCTION
GND VCCE VCCO VCCT VEE D0-D8 Q0-Q8 ENECL ENTTL	TTL Ground (0 V) ECL V _{CC} (0 V) ECL V _{CC} (0 V) — Outputs TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (TTL) Data Outputs (ECL) Enable Control (ECL) Enable Control (TTL)

Pinout: 28-Lead PLCC (Top View)



Device	Package	Shipping
MC10H600FN	PLCC-28	37 Units/Rail
MC100H600FN	PLCC-28	37 Units/Rail

MC10H600, MC100H600

DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0 °	0∘C		25°C		75°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
	Power Supply Current									
IEE	ECL	10H 100H		-125 -122		-125 -123		-125 -132	mA	
ICCH ICCL	TTL			48 50		48 50		48 50	mA	

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

				0°C 25°C		75°C				
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay	D	1.4	3.0	1.5	3.2	1.7	3.5	ns	50 Ω to -2.0 V
^t PHL	to Output	ENECL/ ENTTL	1.8	3.7	1.9	3.9	2.0	4.1	ns	50 Ω to -2.0 V
t _R	Output Rise/Fall Time 20%-80%		0.5	1.5	0.5	1.5	0.5	1.5	ns	50 Ω to -2.0 V

10H ECL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$

		0 °	0°C		25°C		°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	
V _{OH} V _{OL}	Output HIGH Voltage Output LOW Voltage	-1020 -1950	-840 -1630	-980 -1950	-810 -1630	-920 -1950	-735 -1600	mV	50 Ω to -2.0 V

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0 °	0°C		25°C		75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
VOH VOL	Output HIGH Voltage Output LOW Voltage	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	mV	50 Ω to -2.0 V

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

		0°C		25°C		75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V V	
IH	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
IIL	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA

MC10H601, MC100H601

9-Bit ECL to TTL Translator

The MC10H/100H601 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The devices feature a 48 mA TTL output stage, and AC performance is specified into both a 50 pF and 200 pF load capacitance. For the 3–state output disable, both ECL and TTL control inputs are provided, allowing maximum design flexibility.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- 3–State TTL Outputs
- Flow-Through Configuration
- Extra TTL and ECL Power Pins to Minimize Switching Noise
- ECL and TTL 3-State Control Inputs
- Dual Supply
- 4.8 ns Max Delay into 50 pF, 9.6 ns into 200 pF (all outputs switching)

TRUTH TABLE

OETTL

L

Χ

Н

D

L

Н

Χ

Q

L

H Z

Ζ

OEECL

L

Н

Χ

• PNP TTL Inputs for Low Loading




Figure 1. Logic Diagram



PLCC-28 FN SUFFIX CASE 776

ON

ON Semiconductor

http://onsemi.com





A = Assembly Location


NL = Wafer Lot

YY = Year

WW = Work Week

PIN NAMES

PIN FUNCTION GND TTL Ground (0 V) VCCE ECL VCC (0 V) VCCT TTL Supply (+5.0 V) VEE ECL Supply (-5.2/-4.5 V) D0-D8 Data Inputs (ECL) Q0-Q8 Data Outputs (TTL) OEECL 3-State Control (ECL) OETTI 3-State Control (TTL)		
VCCE ECL VCC (0 V) VCCT TTL Supply (+5.0 V) VEE ECL Supply (-5.2/-4.5 V) D0-D8 Data Inputs (ECL) Q0-Q8 Data Outputs (TTL) OEECL 3-State Control (ECL)	PIN	FUNCTION
OLTTE 3-State Control (TTE)	VCCE VCCT VEE D0-D8 Q0-Q8	ECL V _{CC} (0 V) TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (ECL) Data Outputs (TTL)



Pinout: 28-Lead PLCC (Top View)

Device	Package	Shipping
MC10H601FN	PLCC-28	37 Units/Rail
MC100H601FN	PLCC-28	37 Units/Rail

MC10H601, MC100H601

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0°C		25°C		85°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current		-51		-51		-51	mA	
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1060 -1950	-720 -1445	mV	

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0°C		25°C		85°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current		-51		-51		-53	mA	
I _{INH} I _{INL}	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

TTL DC CHARACTERISTICS: V_{CCT} = 5.0 V ± 10%; V_{EE} = -5.2 V ± 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

		0	°C	25	°C	85	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
Іссн	Power Supply Current		110		110		110	mA	
ICCL	1		110		110		110	1	
ICCZ	Power Supply Current		105		105		105	1	
ΊΗ	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
I _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V
lozh lozl	Output Disable Current HIGH Output Disable Current LOW	-50	50	-50	50	-50	50	μА	V _{OUT} = 2.7 V V _{OUT} = 0.5 V
VIHT VILT	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
Vонт	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOLT	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48 mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA

AC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

	I			_						
			0 °	C	25	°C	85	°C]	
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output		1.7 3.4	4.8 9.6	1.7 3.4	4.8 9.6	1.7 3.4	4.8 9.6	ns ns	C _L = 50 pF C _L = 200 pF
^t PLZ ^t PHZ	Output Disable Time	OEECL	3.7 5.4	6.5 13	3.7 5.4	6.5 13	3.7 5.4	6.5 13	ns ns	C _L = 50 pF C _L = 200 pF
^t PLZ ^t PHZ		OETTL	4.3 7.0	7.5 15	4.3 7.0	7.5 15	4.3 7.0	7.5 15	ns ns	C _L = 50 pF C _L = 200 pF
^t PZL ^t PZH	Output Enable Time	OEECL	3.5 5.0	6.0 12	3.5 5.0	6.0 12	3.5 5.0	6.0 12	ns ns	C _L = 50 pF C _L = 200 pF
^t PZL ^t PZH		OETTL	4.2 6.0	7.0 14	4.2 6.0	7.0 14	4.2 6.0	7.0 14	ns ns	C _L = 50 pF C _L = 200 pF
t _R	Output Rise/Fall Time 1.0 V-2.0 V			1.2 3.0		1.2 3.0		1.2 3.0	ns ns	C _L = 50 pF C _L = 200 pF

MC10H602, MC100H602

9-Bit Latch TTL to ECL Translator


The MC10H/100H602 is a 9-bit, dual supply TTL to ECL translator with latch. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The H602 features D-type latches. Latching is controlled by Latch Enable (LEN), while the Master Reset input resets the latches. A post-latch logic enable is also provided (ENECL), allowing control of the output state without destroying latch data. All control inputs are ECL level.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- Flow-Through Configuration
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- 3.5 ns Max D to Q
- PNP TTL Inputs for Low Loading

LOGIC SYMBOL



TRUTH TABLE

D	LEN	MR	ENECL	Q		
L	L	L L	H H	L H		
Х	Н	L	Н	Q_0		
Х	Χ	Н	Н	L		
Χ	Х	X	L	L		
	L H X	L L H L X H X X	L L L L X H L X X H	L L L H H X H L H X X X H H		



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776





A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

PIN NAMES

PIN	FUNCTION
GND VCCE VCCO VCCT VEE D0-D8 Q0-Q8 ENECL LEN MR	TTL Ground (0 V) ECL V _{CC} (0 V) ECL V _{CC} (0 V) — Outputs TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (TTL) Data Outputs (ECL) Enable Control (ECL) Latch Enable (ECL) Master Reset (ECL)

Pinout: 28-Lead PLCC (Top View)



Device	Package	Shipping	
MC10H602FN	PLCC-28	37 Units/Rail	
MC100H602FN	PLCC-28	37 Units/Rail	

DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0 °	°C	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
	Power Supply Current									
IEE	ECL	10H 100H		-125 -122		-125 -123		-125 -132	mA	
ICCH ICCL	TTL			48 50		48 50		48 50	mA	

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0 °	C	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
[†] PLH [†] PHL	Propagation Delay to Output	D LEN MR ENECL	1.4 2.0 2.0 1.6	3.0 3.4 3.4 3.2	1.5 2.1 2.1 1.7	3.2 3.5 3.5 3.3	1.7 2.4 2.5 1.8	3.5 3.7 3.9 3.7	ns	
t _S	Set-Up Time, D to LEN		2.0		2.0		2.0		ns	
th	Hold Time, D to LEN		1.0		1.0		1.0		ns	
t _W (L)	LEN Pulse Width, LOW		2.0		2.0		2.0		ns	
t _R	Output Rise/Fall Time 20%-80%		0.5	1.5	0.5	1.5	0.5	1.5	ns	

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0 °	C	25	°C	75	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μΑ μΑ	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	
V _O H V _O L	Output HIGH Voltage Output LOW Voltage	-1020 -1950	-840 -1630	-980 -1950	-810 -1630	-920 -1950	-735 -1600	mV	50 Ω to −2.0 V

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0 °	С	25	°C	75	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
VOH VOL	Output HIGH Voltage Output LOW Voltage	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	mV	50 Ω to −2.0 V

 $\textbf{TTL DC CHARACTERISTICS:} \ \ V_{CCT} = 5.0 \ \ V \pm 10\%; \ \ V_{EE} = -5.2 \ \ V \pm 5\% \ \ (10 \ \ \text{H version}); \ \ V_{EE} = -4.2 \ \ V \ \ \text{to} \ \ -5.5 \ \ V \ \ (100 \ \ \ \text{H version})$

		0 °	C	25	°C	75	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V V	
lΗ	Input HIGH Current		20 100		20 100		20 100	μА	$V_{IN} = 2.7 \text{ V}$ $V_{IN} = 7.0 \text{ V}$
IIL	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA

9-Bit Latch ECL to TTL Translator

The MC10H/100H603 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The devices feature a 48 mA TTL output stage, and AC performance is specified into both a 50 pF and 200 pF load capacitance. Latching is controlled by Latch Enable (LEN), and Master Reset (MR) resets the latches. A HIGH on OEECL sends the outputs into the high impedance state. All control inputs are ECL level.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- 3–State TTL Outputs
- Flow–Through Configuration
- Extra TTL and ECL Power Pins to Minimize Switching Noise
- Dual Supply
- 6.0 ns Max Delay into 50 pF, 12 ns into 200 pF (all outputs switching)
- PNP TTL Inputs for Low Loading




Figure 2. Logic Diagram



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

PIN NAMES

Q

L

Н

 Q_0

Ζ

PIN	FUNCTION
GND VCCE VCCT VEE D0-D8 Q0-Q8 OEECL LEN MR	TTL Ground (0 V) ECL V _{CC} (0 V) TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (ECL) Data Outputs (TTL) 3-State Control (ECL) Latch Enable (ECL) Master Reset (ECL)




Figure 1. 28-Lead Pinout (Top View)

Device	Package	Shipping
MC10H603FN	PLCC-28	37 Units/Rail
MC100H603FN	PLCC-28	37 Units/Rail

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0 °	С	25	°C	85	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current		-64		-64		-64	mA	
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1060 -1950	-720 -1445	mV	

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0°C		25°C		85°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current		-63		-64		-68	mA	
I _{INH} I _{INL}	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

TTL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

				_	•	_	,		
		0 °	0°C		°C	85	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
Іссн	Power Supply Current		110		110		110	mA	
ICCL			110		110		110		
Iccz	Power Supply Current		110		110		110		
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V
lozh lozl	Output Disable Current HIGH Output Disable Current LOW		50 -50		50 -50		50 -50	μА	V _{OUT} = 2.7 V V _{OUT} = 0.5 V
VOHT	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	$I_{OH} = -3.0 \text{ mA}$ $I_{OH} = -15 \text{ mA}$
VOLT	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48 mA

AC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

			0 °	С	25	°C	85	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output	D	3.0 6.4	6.0 12	3.0 6.4	6.0 12	3.0 6.4	6.0 12	ns ns	C _L = 50 pF C _L = 200 pF
		LEN	3.5 7.0	6.5 13	3.5 7.0	6.5 13	3.5 7.0	6.5 13	ns ns	C _L = 50 pF C _L = 200 pF
		MR	3.0 6.0	6.0 12	3.0 6.0	6.0 12	3.0 6.0	6.0 12	ns ns	C _L = 50 pF C _L = 200 pF
^t PLZ ^t PHZ	Output Disable Time		2.5 4.2	6.5 13	2.5 4.2	6.5 13	2.5 4.2	6.5 13	ns ns	C _L = 50 pF C _L = 200 pF
^t PZL ^t PZH	Output Enable Time		2.0 4.0	5.0 10	2.0 4.0	5.0 10	2.0 4.0	5.0 10	ns ns	C _L = 50 pF C _L = 200 pF
t _S	Setup Time	D to LEN	1.5		1.5		1.5		ns	
th	Hold Time	D to LEN	0.8		0.8		0.8		ns	
t _{w(L)}	LEN Pulse Width, LOW		2.0		2.0		2.0		ns	
t _R t _F	Output Rise/Fall Time 1.0 V-2.0 V	·	0.2 0.2	1.2 3.0	0.2 0.2	1.2 3.0	0.2 0.2	1.2 3.0	ns ns	C _L = 50 pF C _L = 200 pF

Registered Hex TTL to ECL Translator

The MC10H/100H604 is a 6-bit, registered, dual supply TTL to ECL translator. The device features differential ECL outputs as well as a choice between either a differential ECL clock input or a TTL clock input. The asynchronous master reset control is an ECL level input..

With its differential ECL outputs and TTL inputs the H604 device is ideally suited for the transmit function of a HPPI bus type board—to—board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the 10H device is compatible with MECL 10KH logic levels while the 100H device is compatible with 100K logic levels.

- Differential 50Ω ECL Outputs
- Choice Between Differential ECL or TTL Clock Input
- Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- Specified Within-Device Skew

CLK CLK TCLK WR

- When using MECL inputs, TCLK must be tied to ground (0V).
 - 2. When using only one MECL input, the unused MECL input must be tied to $V_{\mbox{\footnotesize{BB}}}$, and TCLK must be tied to ground (0V).
 - 3. When using TCLK, both MECL inputs must be tied to VEE (-5.2V).

TRUTH TABLE

Dn	MR	TCLK/CLK	Qn+1
L	L	Z	L
Н	L	Z	Н
Х	Н	X	L

Z = LOW to HIGH Transition



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776





A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

PIN NAMES

PIN	FUNCTION
D0-D5 CLK, CLK TCLK MR Q0-Q5 Q0-Q5 VCCE VCCT VEE	TTL Data Inputs Differential ECL Clock Input TTL Clock Input ECL Master Reset Input True ECL Outputs Inverted ECL Outputs ECL V _{CC} (0V) TTL V _{CC} (+5.0V) ECL V _{EE} (-5.2V)

Pinout: 28-Lead PLCC (Top View)



Device	Package	Shipping				
MC10H604FN	PLCC-28	37 Units/Rail				
MC100H604FN	PLCC-28	37 Units/Rail				

DC CHARACTERISTICS: VEE = VEE(Min) to VEE(Max); VCCE = GND; VCCT = 5.0V +10%

		0°C		25°C		85°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	ECL Power Supply Current 10H 100H		130 130		130 140		130 150	mA	
ICCH ICCL	TTL Power Supply Current		35 45		35 45		35 45	mA	

10H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 V ± 10%; V_{EE} = -5.20 V ±5%

		0 °	0°C		25°C		°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1060 -1950	-720 -1480	mV	
V _{BB}	Output Bias Voltage	-1400	-1290	-1370	-1270	-1330	-1210	mV	
VOH VOL	Output HIGH Voltage Output LOW Voltage	-1020 -1950	-840 -1630	-980 -1950	-810 -1630	-910 -1950	-720 -1595	mV	50 Ω to −2.0 V

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0 °	0°C		25°C		°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
V _{BB}	Output Bias Voltage	-1400	-1280	-1400	-1280	-1400	-1280	mV	
V _{OH} V _{OL}	Output HIGH Voltage Output LOW Voltage	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	mV	50 Ω to -2.0 V

 $\textbf{TTL DC CHARACTERISTICS:} \ \ V_{CCT} = 5.0 \ \ V \pm 10\%; \ \ V_{EE} = -5.2 \ \ V \pm 5\% \ \ (10 \text{H version}); \ \ V_{EE} = -4.2 \ \ V \ \ to \ -5.5 \ \ V \ \ (100 \text{H version})$

		0 °	0°C		25°C		85°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V V	
liH	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
I _I L	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°C			25°C			85°C			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
tPLH tPHL	Propagation DelayCLK to Q to Output TCLK to Q MR to Q	1.5 2.0 1.5		3.5 4.0 4.0	1.5 2.0 1.5		3.5 4.0 4.0	1.5 2.0 1.5		3.5 4.0 4.0	ns	50Ω to −2.0V
t _S	Setup Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	50Ω to -2.0V
tH	Hold Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	50Ω to -2.0V
tpW	Minimum Pulse Width CLK, MR		1.0			1.0			1.0		ns	50Ω to -2.0V
VPP	Minimum Input Swing					150					mV	
t _r t _f	Rise/Fall Times	0.3	1.0	2.0	0.3	1.0	2.0	0.3	1.0	2.0	ns	20% – 80%

Registered Hex ECL to TTL Translator

The MC10/100H605 is a 6-bit, registered, dual supply ECL to TTL translator. The device features differential ECL inputs for both data and clock. The TTL outputs feature balanced 24mA sink/source capabilities for driving transmission lines.

With its differential ECL inputs and TTL outputs the H605 device is ideally suited for the receive function of a HPPI bus type board–to–board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

A V_{BB} reference voltage is supplied for use with single–ended data or clock. For single–ended applications the V_{BB} output should be connected to the "bar" inputs (\overline{Dn} or \overline{CLK}) and bypassed to ground via a $0.01\mu F$ capacitor. To minimize the skew of the device differential clocks should be used.

The ECL level Master Reset pin is asynchronous and common to all flip-flops. A "HIGH" on the Master Reset forces the Q outputs "LOW".

The device is available in either ECL standard: the 10H device is compatible with MECL 10H™ logic levels while the 100H device is compatible with 100K logic levels.

- Differential ECL Data and Clock Inputs
- 24mA Sink, 24mA Source TTL Outputs
- Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- 2.0ns Part-to-Part Skew



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location


WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping				
MC10H605FN	PLCC-28	37 Units/Rail				
MC100H605FN	PLCC-28	37 Units/Rail				

LOGIC DIAGRAM




TRUTH TABLE

CLK Qn+1	TCLK/CLK	MR	Dn
L	Z	: r r	L
H	Z		H
	Z	L	H
	X	H	X

Z = LOW to HIGH Transition

Pinout: 28-Lead PLCC (Top View)



PIN NAMES

PIN	FUNCTION
D0-D5 D0-D5 CLK, CLK MR Q0-Q5 VCCE VCCT GND VEE	True ECL Data Inputs Inverted ECL Data Inputs Differential ECL Clock Input ECL Master Reset Input TTL Outputs ECL VCC TTL VCC TTL Ground ECL VEE

10H ECL DC CHARACTERISTICS (V_{CCT} = +5.0V ±10%; V_{EE} = -5.20V ±5%)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	Supply Current		63	75		63	75		61	75	mA	
INH	Input High Current			225			145			145	μΑ	
I _{INL}	Input Low Current	0.5			0.5			0.5			μΑ	
V _{IH}	Input High Voltage	-1170		-840	-1130		-810	-1060		-720	mV	
V _{IL}	Input Low Voltage	-1950		-1480	-1950		-1480	-1950		-1480	mV	
V _{BB}	Output Bias Voltage	-1400		-1280	-1370		-1270	-1330		-1210	mV	
V _{Diff}	Input Differential Voltage	150			150			150			mV	
V _{max} CMRR	Input Common Mode Reject Range			0			0			0	mV	
V _{min} CMRR	Input Common Mode Reject Range	-2800 -3000 -3300			-2800 -3000 -3300			-2800 -3000 -3300			mV	VEE = -4.94 VEE = -5.20 VEE = -5.46

100H ECL DC CHARACTERISTICS (VCCT = +5.0V \pm 5%; VEE = -4.2V to 5.5V)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	Supply Current		65	75		65	75		70	85	mA	
I _{INH}	Input High Current			225			145			145	μΑ	
I _{INL}	Input Low Current	0.5			0.5			0.5			μΑ	
VIH	Input High Voltage	-1165		-880	-1165		-880	-1165		-880	mV	
VIL	Input Low Voltage	-1810		-1475	-1810		-1475	-1810		-1475	mV	
V _{BB}	Reference Voltage	-1400		-1280	-1400		-1280	-1400		-1200	mV	
V _{Diff}	Input Differential Voltage	150			150			150			mV	
V _{max} CMRR	Input Common Mode Reject Range			0			0			0	mV	
V _{min} CMRR	Input Common Mode Reject Range	-2000 -2200 -2400			-2000 -2200 -2400			-2000 -2200 -2400			mV	V _{EE} = -4.20 V _{EE} = -4.50 V _{EE} = -4.80

^{*} NOTE: DO NOT short the ECL inputs to the TTL V_{CC}.

TTL DC CHARACTERISTICS ($V_{CCT} = +5.0V \pm 10\%$; $V_{EE} = -5.2V \pm 5\%$ (10H); $V_{EE} = -4.2V$ to 5.5V (100H))

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
ICCL	Supply Current		65	75		65	75		65	75	mA	Outputs Low
ICCH	Supply Current		65	75		65	75		65	75	mA	Outputs High
VOL	Output Low Voltage			500			500			500	mV	I _{OL} = 24mA
Vон	Output High Voltage	2.5			2.5			2.5			mV	I _{OH} = 24mA
los	Output Short Circuit Current	100		225	100		225	100		225	mA	VOUT = 0V

AC TEST LIMITS ($V_{CCT} = +5.0V \pm 10\%$; $V_{EE} = -5.2V \pm 5\%$ (10H); $V_{EE} = -4.2V$ to 5.5V (100H))

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
^t PLH	Propagation Delay CLK to Q (Diff) CLK to Q (SE)	4.5 4.3	5.3 5.3	6.5 6.7	4.5 4.3	5.4 5.4	6.5 6.7	4.5 4.3	5.6 5.6	6.5 6.7	ns	Across P.S. and Temp C _L = 50pF
^t PHL	Propagation Delay CLK to Q (Diff) CLK to Q (SE)	4.0 3.8	5.0 5.0	6.0 6.2	4.0 3.8	5.1 5.1	6.0 6.2	4.0 3.8	5.5 5.5	6.0 6.2	ns	Across P.S. and Temp C _L = 50pF
^t PHL	Propagation Delay MR to Q	2.5	4.9	7.0	2.5	5.2	7.0	3.0	5.8	7.5	ns	Across P.S. and Temp C _L = 50pF
^t SKEW	Device Skew Part-to-Part (Diff) Within-Device		1.0 0.3	2.0 0.7		1.0 0.3	2.0 0.7		1.0 0.3	2.0 0.7	ns	C _L = 50pF
tS	Setup Time	1.5			1.5			1.5			ns	
tH	Hold Time	1.5			1.5			1.5			ns	
t _{PW}	Minimum Pulse Width CLK	1.0			1.0			1.0			ns	
tPW	Minimum Pulse Width MR	1.0			1.0			1.0			ns	
V _{PP}	Minimum Input Swing	150			150			150			mV	Peak-to- Peak
t _r	Rise Time	0.7	1.0	1.5	0.7	1.0	1.5	0.7	1.0	1.5	ns	1V to 2V
tf	Fall Time	0.5	0.7	1.2	0.5	0.7	1.2	0.5	0.7	1.2	ns	1V to 2V
^t RR	Reset/Recovery Time	2.5			2.5			2.5			ns	

Registered Hex TTL to PECL Translator

The MC10/100H606 is a 6-bit, registered, single supply TTL to PECL translator. The device features differential PECL outputs as well as a choice between either a differential PECL clock input or a TTL clock input. The asynchronous master reset control is a PECL level input.

With its differential PECL outputs and TTL inputs the H606 device is ideally suited for the transmit function of a HPPI bus type board—to—board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the MECLTM 10H device is compatible with MECL 10KH logic levels, with a V_{CC} of +5 volts while the 100H device is compatible with 100K logic levels, with a V_{CC} of +5 volts.

- Differential 50Ω ECL Outputs
- Choice Between Differential PECL or TTL Clock Input
- Single Power Supply
- Multiple Power and Ground Pins to Minimize Noise

CLK CLK MR

- When using PECL inputs, TCLK must be tied to ground (0V).
 - When using only one PECL input, the unused PECL input must be tied to VBB, and TCLK must be tied to ground (0V).
 - 3. When using TCLK, both PECL inputs must be tied to ground (0V).

TRUTH TABLE

Dn	MR	TCLK/CLK	Qn+1
L	L .	Z	L
H X	H	X	H L

Z = LOW to HIGH Transition



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location

NL = Wafer Lot


YY = Year

WW = Work Week

PIN NAMES

PIN	FUNCTION
D0-D5 CLK, CLK TCLK MR Q0-Q5 Q0-Q5 VCCE VCCT GND	TTL Data Inputs Differential PECL Clock Input TTL Clock Input PECL Master Reset Input True PECL Outputs Inverted PECL Outputs PECL V _{CC} (+5.0V) TTL V _{CC} (+5.0V) TTL/PECL Ground

Pinout: 28-Lead PLCC (Top View)



Device	Package	Shipping
MC10H606FN	PLCC-28	37 Units/Rail
MC100H606FN	PLCC-28	37 Units/Rail

DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

			T _A = 0°C		T	T _A = + 25°C			T _A = + 85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
ICCL	Supply Current		18	30		18	30		18	30	mA	Outputs LOW
ICCH	Supply Current		13	25		13	25		13	25	mA	Outputs HIGH
I _{GND}	Supply Current		75	90		75	90		75	95	mA	

TTL DC CHARACTERISTICS (VCCT = VCCE = $5.0V \pm 5\%$)

		T _A =	: 0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH	Input HIGH Voltage	2.0		2.0		2.0		V	
V _{IL}	Input LOW Voltage		0.8		0.8		0.8	V	
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18mA
lіН	Input HIGH Current		20 100		20 100		20 100	V	V _{IN} = 2.7V V _{IN} = 7.0V
I _I L	Input LOW Current		-0.6		-0.6		-0.6	mA	$V_{IN} = 0.5V$

10H PECL DC CHARACTERISTICS (VCCT = VCCE = $5.0V \pm 5\%$)

		T _A =	T _A = 0°C		T _A = 25°C		85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH	Input HIGH Current		255		145		145	μд	
I _{INL}	Input LOW Current		0.5		0.5		0.5	μΑ	
VIH	Input HIGH Voltage (Note 1.)	3830	4160	3870	4190	3930	4280	mV	V _{CCT} = 5.0V
V _{IL}	Input LOW Voltage (Note 1.)	3050	3520	3050	3520	3050	3555	mV	V _{CCT} = 5.0V
VOH	Output HIGH Voltage (Note 1.)	3980	4160	4020	4190	4080	4270	mV	V _{CCT} = 5.0V
VOL	Output LOW Voltage (Note 1.)	3050	3370	3050	3370	3050	3400	mV	V _{CCT} = 5.0V
V _{BB}	Reference Voltage (Note 1.)	3600	3710	3630	3730	3670	3790	mV	V _{CCT} = 5.0V

^{1.} PECL V_{IL} , V_{IH} , V_{OL} , V_{OH} V_{BB} are given for $V_{CCT} = V_{CCE} = 5.0V$ and will vary 1:1 with the power supply.

100H PECL DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

		T _A =	: 0°C	T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH	Input HIGH Current		255		145		145	μΑ	
I _{INL}	Input LOW Current		0.5		0.5		0.5	μΑ	
VIH	Input HIGH Voltage (Note 2.)	3835	4120	3835	4120	3835	4120	mV	V _{CCT} = 5.0V
VIL	Input LOW Voltage (Note 2.)	3190	3525	3190	3525	3190	3525	mV	V _{CCT} = 5.0V
VOH	Output HIGH Voltage (Note 2.)	3975	4120	3975	4120	3975	4120	mV	V _{CCT} = 5.0V
VOL	Output LOW Voltage (Note 2.)	3190	3380	3190	3380	3190	3380	mV	V _{CCT} = 5.0V
V _{BB}	Output Bias Voltage (Note 2.)	3600	3720	3600	3720	3600	3720	mV	V _{CCT} = 5.0V

^{2.} PECL V_{IL} , V_{IH} , V_{OL} , V_{OH} V_{BB} are given for $V_{CCT} = V_{CCE} = 5.0V$ and will vary 1:1 with the power supply.

AC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

			Γ _A = 0°C	;	T,	\ = + 25°	°C	T/	\ = + 85°	.C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
tPD	Propagation Delay TCLK++	1.75		3.75	1.75	3.00	3.75	1.75		3.75	ns	50Ω to –2.0V
tPD	Propagation Delay TCLK+-	1.75		3.75	1.75	3.00	3.75	1.75		3.75	ns	50Ω to –2.0V
tPD	Propagation Delay CLK++	1.50		3.50	1.50	2.50	3.50	1.50		3.50	ns	50Ω to –2.0V
tPD	Propagation Delay CLK+-	1.50		3.50	1.50	2.50	3.50	1.50		3.50	ns	50Ω to –2.0V
tPD	Propagation Delay MR+-	1.50		3.50	1.50	2.50	3.50	1.75		3.75	ns	50Ω to -2.0V
^t SKEW	Device Skew Part-to-Part Within Device			2.0 0.5		1.0 0.3	2.0 0.5			2.0 0.5	ns	50Ω to –2.0V
tS	Setup Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	50Ω to –2.0V
tH	Hold Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	50Ω to −2.0V
t _{PW}	Minimum Pulse Width CLK	1.5			1.5	1.0		1.5			ns	50Ω to –2.0V
tpW	Minimum Pulse Width MR	1.5			1.5			1.5			ns	50Ω to -2.0V
t _r	Rise Time			2.0		1.0	2.0			2.0	ns	50Ω to –2.0V
t _f	Fall Time			2.0		1.0	2.0			2.0	ns	50Ω to –2.0V
^t RES/REC	Reset/Recovery Time	2.5	2.0		2.5	2.0		2.5	2.0		ns	50Ω to -2.0V

Registered Hex PECL to TTL Translator

The MC10H/100H607 is a 6-bit, registered PECL to TTL translator. The device features differential PECL inputs for both data and clock. The TTL outputs feature 48mA sink, 24mA source drive capability for driving high fanout loads or transmission lines. The asynchronous master reset control is an ECL level input.

With its differential PECL inputs and TTL outputs the H607 device is ideally suited for the receive function of a HPPI bus type board–to–board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the 10H device is compatible with MECL $10H^{TM}$ logic levels, with a V_{CC} of +5.0 volts, while the 100H device is compatible with 100K logic levels, with a V_{CC} of +5.0 volts.

- Differential ECL Data and Clock Inputs
- 48mA Sink, 24mA Source TTL Outputs
- Single Power Supply
- Multiple Power and Ground Pins to Minimize Noise



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776 MARKING DIAGRAM



A = Assembly Location


WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H607FN	PLCC-28	37 Units/Rail
MC100H607FN	PLCC-28	37 Units/Rail

LOGIC DIAGRAM



PIN NAMES

Pin	Function
$\begin{array}{c} D_0 - D_5 \\ D_0 - \overline{D_5} \\ CLK, \overline{CLK} \\ MR \\ Q_0 - Q_5 \end{array}$	True PECL Data Inputs Inverted PECL Data Inputs Differential PECL Clock Input PECL Master Reset Input TTL Outputs
VCCE VCCT TGND EGND	PECL V _{CC} TTL V _{CC} TTL Ground PECL Ground

TRUTH TABLE

D _n	MR	TCLK/CLK	Q _n + 1
L	L	Z	L
H	L	Z	H
X	H	X	L
Open Input	X	X	L

Z = LOW to HIGH Transition

DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

			T _A = 0°C			A = + 25	5°C	T,	A = + 8	5°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
I _{EE}	ECL Power Supply Current 10H		70 65	85 80		70 70	85 85		70 75	85 95	mA	
ICCL	TTL Supply Current		100	120		100	120		100	120	mA	
ICCH	TTL Supply Current		100	120		100	120		100	120	mA	

10H PECL DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

		T _A =	T _A = 0°C		25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH	Input HIGH Current		255		145		145	μΑ	
I _{INL}	Input LOW Current		0.5		0.5		0.5	μΑ	
VIH	Input HIGH Voltage	3830	4160	3870	4190	3930	4280	mV	V _{CCT} = 5.0V
V _{IL}	Input LOW Voltage	3050	3520	3050	3520	3050	3555	mV	V _{CCT} = 5.0V
V _{BB}	Output Bias Voltage	3600	3710	3630	3730	3670	3790	mV	V _{CCT} = 5.0V

NOTE: PECL V_{IL}, V_{IH}, V_{OL}, V_{OH}, V_{BB} are given for V_{CCT} = V_{CCE} = 5.0V and will vary 1:1 with power supply.

100H PECL DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

		T _A =	T _A = 0°C		25°C	T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
I _{IH}	Input HIGH Current		255		145		145	μΑ	
I _I L	Input LOW Current		0.5		0.5		0.5	μд	
VIH	Input HIGH Voltage	3835	4120	3835	4120	3835	4120	mV	V _{CCT} = 5.0V
V _{IL}	Input LOW Voltage	3190	3525	3190	3525	3190	3525	mV	V _{CCT} = 5.0V
V _{BB}	Output Bias Voltage	3600	3720	3600	3720	3600	3720	mV	V _{CCT} = 5.0V

NOTE: PECL V_{IL} , V_{IH} , V_{OL} , V_{OH} , V_{BB} are given for V_{CCT} = V_{CCE} = 5.0V and will vary 1:1 with power supply.

10H/100H TTL DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

		T _A =	T _A = 0°C		$T_A = 25^{\circ}C$ $T_A = 8$		T _A = 85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -15mA I _{OH} = -24mA
V _{OL}	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48mA

NOTE: DC levels such as V_{OH} , V_{OL} , etc., are standard for PECL and FAST devices, with the exceptions of: $I_{OL} = 48$ mA at 0.5V $_{OL}$; and $I_{OH} = -24$ mA at 2.0V $_{OH}$.

AC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0V ±5%)

		T _A =	: 0°C	T _A = +	- 25°C	T _A = +	- 85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHH	Propagation Delay to Output CLK to Q	5.5 4.6	7.7 7.7	6.0 4.9	8.2 8.3	6.7 5.9	10.0 10.0	ns	CL = 50pF
^t PHL	Propagation Delay to Output MR to Q	4.4	7.5	4.7	8.1	5.8	10.5	ns	CL = 50pF
tpW	Minimum Pulse Width CLK, MR	1.0		1.0		1.0		ns	
t _r	Rise Time	0.5	2.0	0.5	2.0	0.5	2.0	ns	1.0V to 2.0V
t _f	Fall Time	0.5	2.0	0.5	2.0	0.5	2.0	ns	1.0V to 2.0V
tS	Setup Time	1.5		1.5		1.5		ns	
tH	Hold Time	1.5		1.5		1.5		ns	
VPP	Minimum Input Swing	200		200		200		mV	

^{1.} Numbers are for both ++ and -- delay MR to Q.

68030/040 PECL to TTL Clock Driver

The MC10H/100H640 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part–to–part skew, within–part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H640 also uses differential PECL internally to achieve its superior skew characteristic.

The H640 includes divide—by—two and divide—by—four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Diagram).

The 10H version is compatible with MECL $10H^{TM}$ ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- Asynchronous Reset
- Single +5.0V Supply

Function

Reset (R): LOW on RESET forces all Q outputs LOW and all \overline{Q} outputs HIGH.

Power–Up: The device is designed to have the POS edges of the $\div 2$ and $\div 4$ outputs synchronized at power up.

Select (SEL): LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).

The H640 also contains circuitry to force a stable state of the ECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and $\overline{\text{DE}}$ goes HIGH.



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H640FN	PLCC-28	37 Units/Rail
MC100H640FN	PLCC-28	37 Units/Rail

Pinout: 28-Lead PLCC (Top View)

VT VT Q1 GT GT Q0 VT 23 22 21 20 19 Q2 **2**6 18 □ v_{BB} DE 17 GT [DE GT 28 16 Q3[VE 15 (1) VT [$\overline{\mathbb{R}}$ 14 GE VT [13 DT Q0 [12 10 11


Q4 Q5

VT

SEL

GT GT

LOGIC DIAGRAM



PIN NAMES

PIN	FUNCTION
GT VT VE GE DE, DE VBB DT Qn, Qn SEL R	TTL Ground (0 V) TTL V _{CC} (+5.0 V) ECL V _{CC} (+5.0 V) ECL Ground (0 V) ECL Signal Input (positive ECL) V _{BB} Reference Output TTL Signal Input Signal Outputs (TTL) Input Select (TTL) Reset (TTL)

AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			0°	C	25	i∘C	85	°C		
Symbol	Characteristic	:	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay ECL D to Output	Q0-Q3	4.9	5.9	4.9	5.9	5.2	6.2	ns	CL = 25pF
^t PLH	Propagation Delay TTL D to Output		5.0	6.0	5.0	6.0	5.3	6.3	ns	CL = 25pF
tskwd*	Within-Device Skew			0.5		0.5		0.5	ns	CL = 25pF
tPLH	Propagation Delay ECL D to Output	Q0, Q1	4.9	5.9	4.9	5.9	5.2	6.2	ns	CL = 25pF
^t PLH	Propagation Delay TTL D to Output		5.0	6.0	5.0	6.0	5.3	6.3	ns	CL = 25pF
^t PLH	Propagation Delay ECL D to Output	Q4, Q5	4.9	5.9	4.9	5.9	5.2	6.2	ns	CL = 25pF
^t PLH	Propagation Delay TTL D to Output		5.0	6.0	5.0	6.0	5.3	6.3	ns	CL = 25pF
tPD	Propagation Delay R to Output	All Outputs	4.3	6.3	4.3	6.3	5.0	7.0	ns	CL = 25pF
t _R	Output Rise/Fall Time 0.8 V – 2.0 V	All Outputs		2.5 2.5		2.5 2.5		2.5 2.5	ns	CL = 25pF
f _{max}	Maximum Input Frequenc	y	135		135		135		MHz	CL = 25pF
t _{pw}	Minimum Pulse Width		1.50		1.50		1.50		ns	
t _{rr}	Reset Recovery Time		1.25		1.25		1.25		ns	

^{*} Within-Device Skew defined as identical transitions on similar paths through a device.

$\mbox{V}_{\mbox{CC}}$ and $\mbox{C}_{\mbox{L}}$ RANGES TO MEET DUTY CYCLE REQUIREMENTS

 $(0^{\circ}C \le T_A \le 85^{\circ}C$ Output Duty Cycle Measured Relative to 1.5V)

Symbol	Characteristic	Min	Nom	Max	Unit	Condition	
	Range of V_{CC} and CL to meet minimum pulse width (HIGH or LOW) = 11.5 ns at $f_{out} \le 40$ MHz CL		4.75 10	5.0	5.25 50	V pF	Q0-Q3 Q0-Q1
	Range of V _{CC} and CL to meet minimum pulse width (HIGH or LOW) = 9.5 ns at 40 < f _{out} ≤ 50 MHz		4.875 15	5.0	5.125 27	V pF	Q0–Q3

DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

			0 °	0°C		°C	85	°C		
Symbol	Characteristic	3	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	ECL		57		57		57	mA	VE Pin
ICCH		TTL		30		30		30	mA	Total all VT pins
ICCL				30		30		30	mA	

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	0°C		°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
IH	Input HIGH Current		20 100		20 100		20 100	μΑ	V _{IN} = 2.7V V _{IN} = 7.0V
I _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5V
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0mA I _{OH} = -15mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24mA
V _{IK}	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0V

10H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	С	25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μΑ	
V _{IH} * V _{IL} *	Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	V	VE = 5.0V
V _{BB} *	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	

^{*}NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for $V_{CC} = 5.0V$.


100H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	С	25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
VIH* VIL*	Input HIGH Voltage Input LOW Voltage	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	V	VE = 5.0V
V _{BB} *	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	V	

^{*}NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for V_{CC} = 5.0V.

10/100H640 DUTY CYCLE CONTROL


To maintain a duty cycle of ±5% at 50MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a ±2.5% duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up. Best duty cycle control is obtained with a single μP load and minimum line length.



9 4.75 V_{CC}
5 V_{CC}
5.25 V_{CC}
5.25 V_{CC}
10 ADD (pF)

Figure 1. Positive Pulse Width at 25°C Ambient and 50 MHz Out

Figure 2. Negative Pulse Width @ 50 MHz Out and 25°C Ambient







Figure 3. Positive Pulse Width at 25°C Ambient at 50 MHz Out

Figure 4. Negative Pulse Width @ 50 MHz Out and 25°C Ambient






Figure 5. Temperature versus Positive Pulse Width for 100H640 at 50 MHz and +5.0 V VCC

Figure 6. Temperature versus Negative Pulse Width for MC100H640 @ 50 MHz and +5.0 V VCC




Figure 7. tpp versus Load Typical at $T_A = 25^{\circ}C$





Figure 8. MC10H/100H640 Clock Phase and Reset Recovery Time After Reset Pulse



OUTPUTS Q₄ & Q₅ WILL SYN WITH POSITIVE EDGES OF D_{in} & Q₀ Q₃ & NEGATIVE EDGES OF $\overline{\mathbb{Q}}_0$ & $\overline{\mathbb{Q}}_1$ Figure 9. Output Timing Diagram

Single Supply PECL to TTL 1:9 Clock Distribution Chip

The MC10H/100H641 is a single supply, low skew translating 1:9 clock driver. Devices in the Motorola H600 translator series utilize the 28–lead PLCC for optimal power pinning, signal flow through and electrical performance.


The device features a 24mA TTL output stage, with AC performance specified into a 50pF load capacitance. A latch is provided on–chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldown) the latch is transparent. A HIGH on the enable pin (\overline{EN}) forces all outputs LOW. Both the LEN and \overline{EN} pins are positive ECL inputs.

The V_{BB} output is provided in case the user wants to drive the device with a single–ended input. For single–ended use the V_{BB} should be connected to the \overline{D} input and bypassed with a $0.01\mu F$ capacitor.

The 10H version of the H641 is compatible with positive MECL 10H™ logic levels. The 100H version is compatible with positive 100K levels

- PECL-TTL Version of Popular ECLinPS E111
- Low Skew
- Guaranteed Skew Spec
- Latched Input
- Differential ECL Internal Design
- ullet VBB Output for Single–Ended Use
- Single +5V Supply
- Logic Enable
- Extra Power and Ground Supplies
- Separate ECL and TTL Supply Pins

Pinout: 28-Lead PLCC (Top View)





ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location

VL = Wafer Lot

YY = Year


WW = Work Week

PIN NAMES

Pins	Function
GT, VT GE, VE D, D VBB Q0-Q8 EN LEN	TTL GND, TTL V _{CC} ECL GND, ECL V _{CC} Signal Input (Positive ECL) V _{BB} Reference Output (Positive ECL) Signal Outputs (TTL) Enable Input (Positive ECL) Latch Enable Input (Positive ECL)

Device	Package	Shipping
MC10H641FN	PLCC-28	37 Units/Rail
MC100H641FN	PLCC-28	37 Units/Rail

LOGIC DIAGRAM



DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		7	T _A = 0°C		Τį	T _A = + 25°C		TA	λ = + 85°	Č		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	Power Supply Current PECL		24	30	·	24	30		24	30	mA	
ICCH	TTL		24	30		24	30		24	30	mA	
ICCL			27	35		27	35		27	35	mA	

TTL DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		0°	C	25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
Voн	Output HIGH Voltage	2.5		2.5		2.5		V	I _{OH} = -15mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0V

10H PECL DC CHARACTERISTICS

		0 °	0°C		25°C		°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
lН	Input HIGH Current		225		175		175	μΑ	
I _{IL}	Input LOW Current	0.5		0.5		0.5		μΑ	
V _{IH}	Input HIGH Voltage	3.83	4.16	3.87	4.19	3.94	4.28	V	VE = 5.0∨ 1
V _{IL}	Input LOW Voltage	3.05	3.52	3.05	3.52	3.05	3.55	V	VE = 5.0V1
V _{BB}	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	VE = 5.0V ¹

^{1.} PECL V_{IH} , V_{IL} , and V_{BB} are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = 5.0V.

100H PECL DC CHARACTERISTICS

		0 °	С	25°C		85°C			
Symbol	Characteristic	Min	Min Max		Max	Min	Max	Unit	Condition
INH	Input HIGH Curren		225		175		175	μΑ	
I _{INL}	Input LOW Current	0.5		0.5		0.5		μΑ	
VIH	Input HIGH Voltage	3.835	4.120	3.835	4.120	3.835	4.120	V	VE = 5.0V 1
V _{IL}	Input LOW Voltage	3.190	3.525	3.190	3.525	3.190	3.525	V	VE = 5.0V1
V _{BB}	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	V	VE = 5.0V 1

^{1.} PECL VIH, VIL, and VBB are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = 5.0V.

AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			T၂ = 0°C	;	T,	j = + 25°	C.	T,	j = + 85°	C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay D to Q	5.00 5.36	5.50 5.86	6.00 6.36	4.86 5.27	5.36 5.77	5.86 6.27	5.08 5.43	5.58 5.93	6.08 6.43	ns	CL = 50 pF1
^t skew	Device Skew Part-to-Part Single V _{CC} Output-to-Output			1000 750 350			1000 750 350			1000 750 350	ps	CL = 50pF ² CL = 50 pF ³ CL = 50 pF ⁴
tPLH tPHL	Propagation Delay LEN to Q	4.9		6.9	4.9		6.9	5.0		7.0	ns	CL = 50 pF
tPLH tPHL	Propagation Delay EN to Q	5.0		7.0	4.9		6.9	5.0		7.0	ns	CL = 50 pF
t _r	Output Rise/Fall 0.8V to 2.0V			1.7 1.6			1.7 1.6			1.7 1.6	ns	CL = 50 pF
fMAX	Max Input Frequency	65			65			65			MHz	CL = 50 pF5
ts	Setup Time	0.75	0.50		0.75	0.50		0.75	0.50		ns	
tH	Hold Time		0.50		0.75	0.50		0.75	0.50		ns	

- 1. Propagation delay measurement guaranteed for junction temperatures. Measurements performed at 50MHz input frequency.
- 2. Skew window guaranteed for a single temperature across a $V_{CC} = V_T = V_E$ of 4.75V to 5.25V (See Application Note in this datasheet).
- 3. Skew window guaranteed for a single temperature and single $V_{CC} = V_T = \overline{V}_E$
- 4. Output-to-output skew is specified for identical transitions through the device.
- 5. Frequency at which output levels will meet a 0.8V to 2.0V minimum swing.

Determining Skew for a Specific Application

The H641 has been designed to meet the needs of very low skew clock distribution applications. In order to optimize the device for this application special considerations are necessary in the determining of the part–to–part skew specification limits. Older standard logic devices are specified with relatively slack limits so that the device can be guaranteed over a wide range of potential environmental conditions. This range of conditions represented all of the potential applications in which the device could be used. The result was a specification limit that in the vast majority of cases was extremely conservative and thus did not allow for an optimum system design. For non–critical skew designs this practice is acceptable, however as the clock speeds of

systems increase overly conservative specification limits can kill a design.

The following will discuss how users can use the information provided in this data sheet to tailor a part—to—part skew specification limit to their application. The skew determination process may appear somewhat tedious and time consuming, however if the utmost in performance is required this procedure is necessary. For applications which do not require this level of skew performance a generic part—to—part skew limit of 2.5ns can be used. This limit is good for the entire ambient temperature range, the guaranteed VCC (VT, VE) range and the guaranteed operating frequency range.

Temperature Dependence

A unique characteristic of the H641 data sheet is that the AC parameters are specified for a junction temperature rather than the usual ambient temperature. Because very few designs will actually utilize the entire commercial temperature range of a device a tighter propagation delay window can be established given the smaller temperature range. Because the junction temperature and not the ambient temperature is what affects the performance of the device the parameter limits are specified for junction temperature. In addition the relationship between the ambient and junction temperature will vary depending on the frequency, load and board environment of the application. Since these factors are all under the control of the user it is impossible to provide specification limits for every possible application. Therefore a baseline specification was established for specific junction temperatures and the information that follows will allow these to be tailored to specific applications.

Since the junction temperature of a device is difficult to measure directly, the first requirement is to be able to "translate" from ambient to junction temperatures. The standard method of doing this is to use the power dissipation of the device and the thermal resistance of the package. For a TTL output device the power dissipation will be a function of the load capacitance and the frequency of the output. The total power dissipation of a device can be described by the following equation:

```
PD (watts) = ICC (no load) * VCC + VS * VCC * f * CL * # Outputs

where:
    VS= Output Voltage Swing = 3V  
    f = Output Frequency
    CL = Load Capacitance
    ICC = IEE + ICCH
```

Figure 1 plots the ICC versus Frequency of the H641 with no load capacitance on the output. Using this graph and the information specific to the application a user can determine the power dissipation of the H641.




Figure 1. ICC versus f (No Load)

Figure 2 illustrates the thermal resistance (in °C/W) for the 28–lead PLCC under various air flow conditions. By reading the thermal resistance from the graph and multiplying by the power dissipation calculated above the junction temperature increase above ambient of the device can be calculated.




Figure 2. $\varnothing_{\sf JA}$ versus Air Flow

Finally taking this value for junction temperature and applying it to Figure 3 allows the user to determine the propagation delay for the device in question. A more common use would be to establish an ambient temperature range for the H641's in the system and utilize the above methodology to determine the potential increased skew of the distribution network. Note that for this information if the TpD versus Temperature curve were linear the calculations would not be required. If the curve were linear over all temperatures a simple temperature coefficient could be provided.




Figure 3. TpD versus Junction Temperature

V_{CC} Dependence

TTL and CMOS devices show a significant propagation delay dependence with V_{CC}. Therefore the V_{CC} variation in a system will have a direct impact on the total skew of the clock distribution network. When calculating the skew between two devices on a single board it is very likely an assumption of identical V_{CC}'s can be made. In this case the number provided in the data sheet for part-to-part skew would be overly conservative. By using Figure 4 the skew given in the data sheet can be reduced to represent a smaller or zero variation in V_{CC}. The delay variation due to the specified V_{CC} variation is ≈270ps. Therefore, the 1ns window on the data sheet can be reduced by 270ps if the devices in question will always experience the same V_{CC}. The distribution of the propagation delay ranges given in the data sheet is actually a composite of three distributions whose means are separated by the fixed difference in propagation delay at the typical, minimum and maximum VCC.




Figure 4. ATPD versus VCC

Capacitive Load Dependence

As with VCC the propagation delay of a TTL output is intimately tied to variation in the load capacitance. The skew specifications given in the data sheet, of course, assume equal loading on all of the outputs. However situations could arise where this is an impossibility and it may be necessary to estimate the skew added by asymmetric loading. In addition the propagation delay numbers are provided only for 50pF loads, thus necessitating a method of determining the propagation delay for alternative loads.

Figure 5 shows the relationship between the two propagation delays with respect to the capacitive load on the output. Utilizing this graph and the 50pF limits the specification of the H641 can be mapped into a spec for either a different value load or asymmetric loads.




Figure 5. TpD versus Load

Rise/Fall Skew Determination

The rise–to–fall skew is defined as simply the difference between the TPLH and the TPHL propagation delays. This skew for the H641 is dependent on the V_{CC} applied to the device. Notice from Figure 4 the opposite relationship of TPD versus V_{CC} between TPLH and TPHL. Because of this the rise–to–fall skew will vary depending on V_{CC}. Since in all likelihood it will be impossible to establish the exact value for V_{CC}, the expected variation range for V_{CC} should be used. If this variation will be the ±5% shown in the data sheet the rise–to–fall skew could be established by simply subtracting the fastest TPLH from the slowest TPHL; this exercise yields 1.41ns. If a tighter V_{CC} range can be realized Figure 4 can be used to establish the rise–to–fall skew.

Specification Limit Determination Example

The situation pictured in Figure 6 will be analyzed as an example. The central clock is distributed to two different cards; on one card a single H641 is used to distribute the clock while on the second card two H641's are required to supply the needed clocks. The data sheet as well as the graphical information of this section will be used to calculate the skew between H641a and H641b as well as the skew between all three of the devices. Only the TPLH will be analyzed, the TPHL numbers can be found using the same technique. The following assumptions will be used:

- All outputs will be loaded with 50pF
- All outputs will toggle at 30MHz
- The V_{CC} variation between the two boards is ±3%
- The temperature variation between the three devices is ±15°C around an ambient of 45°C.
- 500LFPM air flow

The first task is to calculate the junction temperature for the devices under these conditions. Using the power equation yields:

```
PD = ICC (no load) * VCC +
VCC * VS * f * CL * # outputs
= 4.3 * 48mA * 5V + 5V * 3V * 30MHz *
50pF * 9
= 432mW + 203mW = 635mW
```

Using the thermal resistance graph of Figure 2 yields a thermal resistance of 41°C/W which yields a junction temperature of 71°C with a range of 56°C to 86°C. Using the TpD versus Temperature curve of Figure 3 yields a propagation delay of 5.42ns and a variation of 0.19ns.

Since the design will not experience the full $\pm 5\%$ V_{CC} variation of the data sheet the 1ns window provided will be unnecessarily conservative. Using the curve of Figure 4 shows a delay variation due to a $\pm 3\%$ V_{CC} variation of ± 0.075 ns. Therefore the 1ns window can be reduced to 1ns – (0.27ns – 0.15ns) = 0.88ns. Since H641a and H641b are on the same board we will assume that they will always be at the same V_{CC}; therefore the propagation delay window will only be 1ns – 0.27ns = 0.73ns.

Putting all of this information together leads to a skew between all devices of

```
0.19ns + 0.88ns
(temperature + supply, and inherent device),
while the skew between devices A and B will be only
```

```
0.19ns + 0.73ns (temperature + inherent device only).
```

In both cases, the propagation delays will be centered around 5.42ns, resulting in the following tpLH windows:

```
TPLH = 4.92ns - 5.99ns; 1.07ns window
(all devices)

TPLH = 5.00ns - 5.92ns; 0.92ns window
(devices a & b)
```

Of course the output–to–output skew will be as shown in the data sheet since all outputs are equally loaded.

This process may seem cumbersome, however the delay windows, and thus skew, obtained are significantly better than the conservative worst case limits provided at the beginning of this note. For very high performance designs, this extra information and effort can mean the difference between going ahead with prototypes or spending valuable engineering time searching for alternative approaches.




Figure 6. Example Application

68030/040 PECL to TTL Clock Driver

The MC10H/100H642 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part–to–part skew, within–part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H642 also uses differential PECL internally to achieve its superior skew characteristic.

The H642 includes divide–by–two and divide–by–four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Diagram).

The 10H version is compatible with MECL $10H^{TM}$ ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- Asynchronous Reset
- Single +5.0V Supply

Function

Reset(*R*): LOW on RESET forces all Q outputs LOW.

Select(SEL): LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).

The H642 also contains circuitry to force a stable input state of the ECL differential input pair, should both sides be left open. In this Case, the DE side of the input is pulled LOW, and $\overline{\text{DE}}$ goes HIGH.

Power Up: The device is designed to have positive edges of the $\div 2$ and $\div 4$ outputs synchronized at Power Up.



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM




A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

Device	Package	Shipping
MC10H642FN	PLCC-28	37 Units/Rail
MC100H642FN	PLCC-28	37 Units/Rail



LOGIC DIAGRAM



PIN NAMES

Pin	Symbol	Description	Pin	Symbol	Description
1	Q3	Signal Output (TTL)**	15	VE	ECL V _{CC} (+5.0V)
2	VT	TTL V _{CC} (+5.0V)	16	DE	ECL Signal Input (Non-Inverting)
3	VT	TTL V _{CC} (+5.0V)	17	DE	ECL Signal Input (Inverting)
4	Q4	Signal Output (TTL)**	18	V_{BB}	V _{BB} Reference Output
5	Q5	Signal Output (TTL)**	19	VT	TTL V _{CC} (+5.0V)
6	GT	TTL Ground (0V)	20	Q0	Signal Output (TTL)*
7	GT	TTL Ground (0V)	21	GT	TTL Ground (0V)
8	Q6	Signal Output (TTL)**	22	GT	TTL Ground (0V)
9	Q7	Signal Output (TTL)**	23	Q1	Signal Output (TTL)*
10	VT	TTL V _{CC} (+5.0V)	24	VT	TTL V _{CC} (+5.0V)
11	SEL	Input Select (TTL)	25	VT	TTL V _{CC} (+5.0V)
12	DT	TTL Signal Input	26	Q2	Signal Output (TTL)**
13	GE	ECL Ground (0V)	27	GT	TTL Ground (0V)
14	R	Reset (TTL)	28	GT	TTL Ground (0V)

^{*}Divide by 2

^{**}Divide by 4

AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			T _A =	: 0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristi	С	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay D to Output	Q2-Q7 C ECL C TTL	4.70 4.70	5.70 5.70	4.75 4.75	5.75 5.75	4.60 4.50	5.60 5.50	ns	CL = 25pF
tskpp	Part-to-Part Skew	1		1.0		1.0		1.0	ns	
tskwd*	Within-Device Skew	1		0.5		0.5		0.5	ns	
^t PLH	Propagation Delay D to Output	Q0, Q1 C ECL C TTL	4.30 4.30	5.30 5.30	4.50 4.50	5.50 5.50	4.25 4.25	5.25 5.25	ns	CL = 25pF
tskpp	Part-to-Part Skew	All Outputs		2.0		2.0		2.0	ns	CL = 25pF
tskwd	Within-Device Skew	1		1.0		1.0		1.0	ns	CL = 25pF
tPD	Propagation Delay R to Output	All Outputs	4.3	6.3	4.0	6.0	4.5	6.5	ns	CL = 25pF
t _R t _F	Output Rise/Fall Time 0.8 V to 2.0 V	All Outputs		2.5 2.5		2.5 2.5		2.5 2.5	ns	CL = 25pF
f _{MAX} **	Maximum Input Frequency		100		100		100		MHz	CL = 25pF
RPW	Reset Pulse Width		1.5		1.5		1.5		ns	
RRT	Reset Recovery Time	Reset Recovery Time			1.25		1.25		ns	

^{*} Within–Device Skew defined as identical transactions on similar paths through a device.

10H PECL CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
I _{INH} I _{INL}	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
	* NOTE								
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	V	V _{EE} = 5.0V
	* NOTE								
V _{BB}	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	

100H PECL CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
VIH	* NOTE Input HIGH Voltage	3.835	4.120	3.835	4.120	3.835	4.120	V	V _{EE} = 5.0V
VIL	Input LOW Voltage * NOTE	3.190	3.525	3.190	3.525	3.190	3.525		
V _{BB}	Output Reference Voltage	3.620	3.740	3.620	3.740	3.620	3.740	V	

^{*}NOTE: PECL LEVELS are referenced to V_{CC} and will vary 1:1 with the power supply. The VALUES shown are for $V_{CC} = 5.0V$.

 $^{^{\}star\star}$ NOTE: MAX Frequency is 135MHz.

10H/100H DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	PECL		57		57		57	mA	VE Pin
ICCH		TTL		30		30		30	mA	Total All VT Pins
ICCL				30		30		30	mA	

10H/100H TTL DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _I H V _I L	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
IH	Input HIGH Current		20 100		20 100		20 100	μА	$V_{IN} = 2.7V$ $V_{IN} = 7.0V$
I _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5V
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0mA I _{OH} = -15mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18mA
IOS	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	VOUT = 0V

10/100H642 DUTY CYCLE CONTROL

To maintain a duty cycle of $\pm 5\%$ at 50 MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a $\pm 2.5\%$ duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load.

Figure 8 shows reset recovery time. Figure 9 shows output states after power up.

Best duty cycle control is obtained with a single μP load and minimum line length.




Figure 1. MC10H642 Positive PW versus Load $@\pm 5\% \text{ V}_{CC}$, $\text{T}_{A}=25^{\circ}\text{C}$




Figure 2. MC10H642 Negative PW versus Load $@\pm 5\%$ V_{CC}, T_A = 25°C




Figure 3. MC10H642 Positive PW versus Load $@\pm 2.5\% V_{CC}$, $T_A = 25^{\circ}C$




Figure 4. MC10H642 Negative PW versus Load $@\pm 2.5\%$ V_{CC}, T_A = 25°C




Figure 5. MC10H642 Positive PW versus Temperature, $V_{CC} = 5.0V$




Figure 6. MC10H642 Negative PW versus Temperature, V_{CC} = 5.0V




Figure 7. MC10H642 + Tpd versus Load, $V_{CC} \pm 5\%$, $T_A = 25^{\circ}C$ (Overshoot at 50 MHz with no load makes graph non linear)




Figure 8. Clock Phase and Reset Recovery Time After Reset Pulse





Figure 9. Outputs Q2 \rightarrow Q7 will Synchronize with Pos Edges of Din & Q0 \rightarrow Q1

SWITCHING CIRCUIT AND WAVEFORMS

Switching Circuit PECL: V_{EE} VCC & VCCO **PECL** USE 0.1 μF CAPACITORS FOR DECOUPLING. $50\,\Omega\,\text{COAX}$ DEVICE PULSE GENERATOR IN OUT UNDER TEST $450\,\Omega$ 50Ω COAX 50Ω COAX CH A CH B USE OSCILLOSCOPE


OSCILLOSCOPE




WAVEFORMS: Rise and Fall Times PECL/TTL

INTERNAL 50 Ω LOAD

FOR TERMINATION.



Propagation Delay — Single Ended PECL/TTL



Dual Supply ECL to TTL 1:8 Clock Driver


The MC10H/100H643 is a dual supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28–lead PLCC for optimal power pinning, signal flow through and electrical performance. The dual–supply H643 is similar to the H641, which is a single–supply 1:9 version of the same function.

The device features a 48mA TTL output stage, with AC performance specified into a 50pF load capacitance. A Latch is provided on–chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldowns) the latch is transparent. A HIGH on the enable pin (\overline{EN}) forces all outputs LOW.

The 10H version is compatible with MECL 10H™ ECL logic levels. The 100H version is compatible with 100K levels.

- ECL/TTL Version of Popular ECLinPS™ E111
- Low Skew Within Device 0.5ns
- Guaranteed Skew Spec Part-to-Part 1.0ns
- Latch
- Differential Internal Design
- VBB Output
- Dual Supply
- Reset/Enable
- Multiple TTL and ECL Power/Ground Pins

Pinout: 28-Lead PLCC (Top View)





ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location

NL = Wafer Lot

YY = Year


WW = Work Week

PIN NAMES

PIN	FUNCTION
OGND OVT IGND IVT VEE VCCE D, D VBB Q0-Q7 EN LEN	TTL Output Ground (0V) TTL Output V _{CC} (+5.0V) Internal TTL GND (0V) Internal TTL V _{CC} (+5.0V) ECL V _{EE} (-5.2/-4.5V) ECL Ground (0V) Signal Input (ECL) V _{BB} Reference Output Signal Outputs (TTL) Enable Input (ECL) Latch Enable Input (ECL)

Device	Package	Shipping				
MC10H643FN	PLCC-28	37 Units/Rail				
MC100H643FN	PLCC-28	37 Units/Rail				

LOGIC DIAGRAM



DC CHARACTERISTICS (IVT = OVT = $5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 5\%$ (10H Version); $V_{EE} = -4.2V$ to 5.5V (100H Version))

			0°C		25°C		85°C			
Symbol	Characteristic	Characteristic		Max	Min	Max	Min	Max	Unit	Condition
IEE		ECL	_	42	-	42	_	42	mA	V _{EE} Pins
ICCL	Power Supply Current	TTL	-	106	-	106	_	106	mA	Total all OVT
Іссн			-	95	_	95	_	95	mA	and IVT pins

AC CHARACTERISTICS (IVT = OVT = $5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 10\%$ (10H); -4.2V to 5.5V (100H); $V_{CCE} = GND$)

		0°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay to Output D LEN EN	4.0 3.5 3.5	5.0 5.5 5.5	4.1 3.5 3.5	5.1 5.5 5.5	4.4 3.9 3.9	5.4 5.9 5.9	ns	CL = 50pF
t _{SKEW}	Within-Device Skew	-	0.5	-	0.5		0.5	ns	Note 1
tw	Pulse Width Out HIGH or LOW @ f _{out} = 50MHz	9.0	11.0	9.0	11.0	9.0	11.0	ns	CL = 50pF Note 2
t _S	Setup Time D	0.75	-	0.75	-	0.75	-	ns	
^t h	Hold Time D	0.75	-	0.75	-	0.75	-	ns	
t _{RR}	Recovery Time LEN EN	1.25 1.25	- -	1.25 1.25	- -	1.25 1.25	- -	ns	
t _{pw}	Minimum Pulse Width LEN EN	1.5 1.5	- -	1.5 1.5	- -	1.5 1.5	- -	ns	
t _r t _f	Rise / Fall Times 0.8 V – 2.0 V	_	1.2	-	1.2	_	1.2	ns	CL = 50pF

Within-Device skew defined as identical transitions on similar paths through a device.
 Pulse width is defined relative to 1.5V measurement points on the ouput waveform.

TRUTH TABLE

D	LEN	EN	Q
H	L	L	L H QO L
X	H	L	
X	X	H	

DC TTL CHARACTERISTICS

 $(IVT = OVT = 5.0V \pm 5\%; V_{EE} = -5.2V \pm 5\% (10H Version); V_{EE} = -4.2V to 5.5V (100H Version))$

		0 °	C	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VOH	Output HIGH Voltage	2.5 2.0	- -	2.5 2.0	-	2.5 2.0		V	$I_{OH} = -3.0$ mA $I_{OH} = -15$ mA
VOL	Output LOW Voltage	_	0.5	_	0.5	-	0.5	V	I _{OH} = 48mA
IOS	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0V

10H ECL DC CHARACTERISTICS

(IVT = OVT = $5.0V \pm 5\%$; V_{EE} = $-5.2V \pm 5\%$ (10H Version); V_{EE} = -4.2V to 5.5V (100H Version))

		0 °	0°C		25°C		°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
I _{INH} I _{INL}	Input HIGH Current Input LOW Current	- 0.5	225 -	- 0.5	175 -	- 0.5	175 -	μА	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	
V _{BB}	Output Reference Voltage	-1380	-1270	-1350	-1250	-1310	-1190	mV	

100H ECL DC CHARACTERISTICS (IVT = OVT = $5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 5\%$ (10H); $V_{EE} = -4.2V$ to 5.5V (100H))

		0 °	С	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	- 0.5	225 -	- 0.5	175 -	– 0.5	175 –	μΑ	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
V _{BB}	Output Reference Voltage	-1380	-1260	-1380	-1260	-1380	-1260	mV	

68030/040 PECL to TTL Clock Driver

The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20–lead PLCC package. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part–to–part skew, within–part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H644 also uses differential ECL internally to achieve its superior skew characteristic.

The H644 includes divide—by—two and divide—by—four stages, both to achieve the necessary duty cycle and skew to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Symbol).

The 10H version is compatible with MECL $10H^{TM}$ ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- Meets 68030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and ECL Power/Ground Pins
- Within Device Skew on Similar Paths is 0.5 ns
- Asynchronous Reset
- Single +5.0V Supply

Function

Reset (R): LOW on RESET forces all Q outputs LOW and all \overline{Q} outputs HIGH.

Synchronized Outputs: The device is designed to have the POS edges of the ÷2 and ÷4 outputs synchronized.

Select (SEL): LOW selects the PECL input source (DE/DE). HIGH selects the TTL input source (DT).

The H644 also contains circuitry to force a stable state of the PECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and DE goes HIGH.



ON Semiconductor

http://onsemi.com



PLCC-20 FN SUFFIX CASE 775



MARKING

DIAGRAM

= Assembly Location


WL = Wafer Lot

'Y = Year


WW = Work Week

	Device	Package	Shipping
Ν	/IC10H644FN	PLCC-20	37 Units/Rail
N	//C100H644FN	PLCC-20	37 Units/Rail

Pinout: 20-Lead PLCC (Top View)



LOGIC DIAGRAM



PIN NAMES

PIN	FUNCTION
GT VT VE GE DE, DE VBB DT Qn, Qn SEL R	TTL Ground (0V) TTL V _{CC} (+5.0V) ECL V _{CC} (+5.0V) ECL Ground (0V) ECL Signal Input (positive ECL) V _{BB} Reference Output TTL Signal Input Signal Outputs (TTL) Input Select (TTL) Reset (TTL)

AC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

			0 °	С	25	°C	85	°C		
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH	Propagation Delay ECL D to Output	All Outputs	5.8	6.8	5.7	6.7	6.1	7.1	ns	CL = 50pF
tPLH	Propagation Delay TTL D to Output		5.7	6.7	5.7	6.7	6.0	7.0	ns	CL = 50pF
tskwd*	Within-Device Skew	Q0, 1, 4, 5	-	0.5	-	0.5	-	0.5	ns	CL = 50pF
^t skwd*	Within-Device Skew	Q2, Q3	_	0.5	_	0.5	-	0.5	ns	CL = 50pF
^t skwd*	Within-Device Skew	All Outputs	-	1.5	-	1.5	-	1.5	ns	CL = 50pF
tskp-p*	Part-to-Part Skew	Q0, 1, 4, 5	-	1.0	-	1.0	-	1.0	ns	CL = 50pF
t _{PD}	Propagation Delay R to Output	All Outputs	4.3	7.3	4.3	7.3	4.5	7.5	ns	CL = 50pF
t _R	Output Rise/Fall Time 0.8V – 2.0V	All Outputs	-	1.6	-	1.6	-	1.6	ns	CL = 50pF
fmax	Maximum Input Frequency		135	-	135	-	135	-	MHz	CL = 50pF
TW	Minimum Pulse Width Rese	et	1.5	-	1.5	_	1.5	_	ns	
t _{rr}	Reset Recovery Time		1.25	-	1.25	_	1.25	-	ns	
T _{PW}	Pulse Width Out High or Low @ f _{in} = 100 MHz and CL = 50 pf	Q0, 1	9.5	10.5	9.5	10.5	9.5	10.5	ns	CL = 50pf Relative 1.5V
TS	Setup Time SEL to DE, DT		2.0	-	2.0	-	2.0	-	ns	
TH	Hold Time SEL to DE, DT		2.0	-	2.0	_	2.0	- 1	ns	

^{*} Skews are specified for Identical Edges

DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

			0°C		25°C		85°C			
Symbol	Characteristic	;	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	ECL		65		65		65	mA	VE Pin
Icc		TTL		85		85		85	mA	Total all V _T pins

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	С	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
IH	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
IIL	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -24 mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

10H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	С	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
VIH* VIL*	Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.55	V	VE = 5.0 V
V _{BB} *	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	VE = 5.0 V

100H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	C	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH INL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μΑ	
VIH* VIL*	Input HIGH Voltage Input LOW Voltage	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	V	VE = 5.0 V
V _{BB} *	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	V	VE = 5.0 V

^{*} NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for V_{CC} = 5.0 V. Only corresponds to ECL Clock Inputs.

MC10H645

1:9 TTL Clock Driver

The MC10H645 is a single supply, low skew, TTL I/O 1:9 Clock Driver. Devices in the Motorola H600 clock driver family utilize the 28–lead PLCC for optimal power and signal pin placement.


The device features a 24mA TTL ouput stage with AC performance specified into a 50pF load capacitance. A 2:1 input mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. With the SEL input held LOW the DO input will be selected, while the D1 input is selected when the SEL input is forced HIGH.

- Low Skew Typically 0.65ns Within Device
- Guaranteed Skew Spec 1.25ns Part-to-Part
- Input Clock Muxing
- Differential ECL Internal Design
- Single Supply
- Extra TTL and ECL Power/Ground Pins

PIN NAMES

PIN	FUNCTION
GT	TTL Ground (0V)
VT	TTL V _{CC} (+5.0V)
VE	ECL V _{CC} (+5.0V)
GE	ECL Ground (0V)
Dn	TTL Signal Input
Q0 – Q8	TTL Signal Outputs
SEL	TTL Mux Select

LOGIC DIAGRAM





ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776



A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10H645FN	PLCC-28	37 Units/Rail
MC100H645FN	PLCC-28	37 Units/Rail

Pinout: 28-Lead PLCC (Top View)



MC10H645

PIN DESCRIPTIONS

Pin	Symbol	Description	Pin	Symbol	Description
1	Q4	Signal Output (TTL)	15	VE	ECL V _{CC} (+5.0V)
2	VT	TTL V _{CC} (+5.0V)	16	D1	Signal Input (TTL)
3	Q3	Signal Output (TTL)	17	D0	Signal Input (TTL)
4	GT	TTL Ground (0V)	18	NC	No Connection
5	GT	TTL Ground (0V)	19	GT	TTL Ground (0V)
6	Q2	Signal Output (TTL)	20	Q8	Signal Output (TTL)
7	VT	TTL V _{CC} (+5.0V)	21	VT	TTL V _{CC} (+5.0V)
8	Q1	Signal Output (TTL)	22	Q7	Signal Output (TTL)
9	VT	TTL V _{CC} (+5.0V)	23	VT	TTL V _{CC} (+5.0V)
10	Q0	Signal Output (TTL)	24	Q6	Signal Output (TTL)
11	GT	TTL Ground (0V)	25	GT	TTL Ground (0V)
12	NC	No Connection	26	GT	TTL Ground (0V)
13	GE	ECL Ground	27	Q5	Signal Output (TTL)
14	SEL	Select Input (TTL)	28	VT	TŤL V _{CC} (+5.0V)

TRUTH TABLE

D0	D1	SEL	Q
L	X	L	L
H	X	L	H
X	L	H	L

ABSOLUTE RATINGS (Do not exceed)

Symbol	Characteristic	Value	Unit
VE (ECL)	Power Supply Voltage	−0.5 to +7.0	V
VT (TTL)	Power Supply Voltage	-0.5 to +7.0	V
VI (TTL)	Input Voltage	-0.5 to +7.0	V
V _{out}	Disabled 3-State Output	0.0 to V _T	V
T _{stg}	Storage Temperature	-65 to 150	°C
T _{amb}	Operating Temperature	0.0 to +85	°C

DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			0 °	C	25	°C	85	°C		
Symbol	Characteristic	;	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	ECL		30		30		30	mA	VE Pin
ICCH		TTL		30		30		30	mA	Total all VT pins
ICCL				35		35		35	mA	
VOH	Output HIGH Voltage		2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0mA I _{OH} = -15mA
V _{OL}	Output LOW Voltage			0.5		0.5		0.5	V	I _{OL} = 24mA
los	Output Short Circuit Curre	ent	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0V

MC10H645

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	0°C		°C	85	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
lН	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
I _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -24 mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			0°	C	25	°C	85	°C		
Symbol	Characteristic	С	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay D ₀ to Output Only	Q0-Q8	4.8	5.8	4.8	5.8	5.2	6.2	ns	CL = 50pF
^t PLH	Propagation Delay D ₁ to Output		4.8	5.8	4.8	5.8	5.2	6.2	ns	
^t PHL	Propagation Delay D ₀ to Output D ₁ to Output		4.8 4.8	5.8 5.8	4.8 4.8	5.8 5.8	5.2 5.2	6.2 6.2	ns	
^t skpp	Part–to–Part Skew D ₀ to Output Only			1.0		1.0		1.0	ns	
^t skwd [*]	Within–Device Skew D ₀ to Output Only			0.65		0.65		0.65	ns	
^t PLH	Propagation Delay SEL to Q	Q0–Q8	4.5	6.5	5.0	7.0	5.2	7.2	ns	CL = 50pF
t _r t _f	Output Rise/Fall Time 0.8V to 2.0V	Q0–Q8	0.5 0.5	2.5 2.5	0.5 0.5	2.5 2.5	0.5 0.5	2.5 2.5	ns	CL = 50pF
ts	Setup Time SEL to D		1.0		1.0		1.0		ns	

^{*} Within–Device Skew defined as identical transitions on similar paths through a device.

DUTY CYCLE SPECIFICATIONS ($0^{\circ}C \le TA \le 85^{\circ}C$; Duty Cycle Measured Relative to 1.5V)

Symbol	ymbol Characteristic		Min	Nom	Max	Unit	Condition
PW	Range of V _{CC} and CL to Meet Min Pulse Width (HIGH or LOW) at f _{Out} ≤50MHz	V _{CC} CL PW	4.875 10.0 9.0	5.0	5.125 50.0 11.0	V pF ns	All Outputs

PECL/TTL-TTL 1:8 Clock Distribution Chip

The MC10H/100H646 is a single supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28–lead PLCC for optimal power pinning, signal flow through and electrical performance. The single supply H646 is similar to the H643, which is a dual supply 1:8 version of the same function.

The H646 was designed specifically to drive series terminated transmission lines. Special techniques were used to match the HIGH and LOW output impedances to about 70hms. This simplifies the choice of the termination resistor for series terminated applications. To match the HIGH and LOW output impedances, it was necessary to remove the standard I_{OS} limiting resistor. As a result, the user should take care in preventing an output short to ground as the part will be permanently damaged.

The H646 device meets all of the requirements for driving the 60 and 66MHz Pentium Microprocessor. The device has no PLL components, which greatly simplifies its implementation into a digital design. The eight copies of the clock allows for point—to—point clock distribution to simplify board layout and optimize signal integrity.

The H646 provides differential PECL inputs for picking up LOW skew PECL clocks from the backplane and distributing it to TTL loads on a daughter board. When used in conjunction with the MC10/100E111, very low skew, very wide clock trees can be designed. In addition, a TTL level clock input is provided for flexibility. Note that only one of the inputs can be used on a single chip. For correct operation, the unused input pins should be left open.

The Output Enable pin forces the outputs into a high impedance state when a logic 0 is applied.

The output buffers of the H646 can drive two series terminated, 50Ω transmission lines each. This capability allows the H646 to drive up to 16 different point–to–point clock loads. Refer to the Applications section for a more detailed discussion in this area.

The 10H version is compatible with MECL $10H^{TM}$ ECL logic levels. The 100H version is compatible with 100K levels.

- PECL/TTL-TTL Version of Popular ECLinPS™ E111
- Low Skew
- Guaranteed Skew Spec
- Tri-State Enable
- Differential Internal Design
- VBB Output
- Single Supply
- Extra TTL and ECL Power/Ground Pins
- Matched High and Low Output Impedance
- Meets Specifications Required to Drive the Pentium[™] Microprocessor



ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H646FN	PLCC-28	37 Units/Rail
MC100H646FN	PLCC-28	37 Units/Rail



PIN NAMES

PIN	FUNCTION
OGND	TTL Output Ground (0V)
OVT	TTL Output V _{CC} (+5.0V)
IGND	Internal TTL GND (0V)
IVT	Internal TTL V _{CC} (+5.0V)
VEE	ECL V _{EE} (0V)
VCCE	ECL Ground (5.0V)
ECLK, ECLK	Differential Signal Input
	(PECL)
V _{BB}	V _{BB} Reference Output
Q0–Q7	Signal Outputs (TTL)
EN	Tri-State Enable Input (TTL)




Figure 1. Output Structure

TCLK Q3 ECLK Q4 Q5 Q7

LOGIC DIAGRAM




Figure 2. Power versus Frequency (Typical)

TRUTH TABLE

TCLK	ECLK	ECLK	EN	Q
GND	L	Н	Н	L
GND	Н	L	Н	Н
Н	GND	GND	Н	Н
L	GND	GND	Н	L
X	Х	X	L	Z

L = Low Voltage Level; H = High Voltage Level; Z = Tristate

DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

		0 °	0°C		25°C		85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VOH	Output HIGH Voltage	2.6	-	2.6	1 1	2.6	1 1	V	I _{OH} = 24mA
VOL	Output LOW Voltage	-	0.5	-	0.5	_	0.5	V	I _{OL} = 48mA
IOS	Output Short Circuit Current	_	_	_	-	_	_	mA	See Note 1

^{1.} The outputs must not be shorted to ground, as this will result in permanent damage to the device. The high drive outputs of this device do not include a limiting IOS resistor.

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0 °	0°C		°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
IH	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
IIL	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
Vон	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -24 mA
V _{OL}	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA
VIK	Input Clamp Voltage		-1.2	·	-1.2		-1.2	V	I _{IN} = -18 mA

10H PECL DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

		0°C				25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Notes
lН	Input HIGH Current			225			175			175	μΑ	
IIL	Input LOW Current	0.5			0.5			0.5			μΑ	
VIH	Input HIGH Voltage	3.83		4.16	3.87		4.19	3.94		4.28	V	IVT = IVO = VCCE = 5.0V (1)
V _{IL}	Input LOW Voltage	3.05		3.52	3.05		3.52	3.05		3.555	V	IVT = IVO = VCCE = 5.0V (1)
V _{BB}	Output Reference Voltage	3.62		3.73	3.65		3.75	3.69		3.81	V	IVT = IVO = VCCE = 5.0V (1)

100H PECL DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

			0°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Notes
ΊΗ	Input HIGH Current			225			175			175	μΑ	
I _Ι Γ	Input LOW Current	0.5			0.5			0.5			μА	
V _{IH}	Input HIGH Voltage	3.835		4.12	3.835		4.12	3.835		3.835	V	IVT = IVO = VCCE = 5.0V (1)
V _{IL}	Input LOW Voltage	3.19		3.525	3.19		3.525	3.19		3.525	V	IVT = IVO = VCCE = 5.0V (1)
V _{BB}	Output Reference Voltage	3.62		3.74	3.62		3.74	3.62		3.74	V	IVT = IVO = VCCE = 5.0V (1)

^{1.} ECL V_{IH}, V_{IL} and V_{BB} are referenced to VCCE and will vary 1:1 with the power supply. The levels shown are for IVT = IVO = VCCE = 5.0V

DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

		0 °	С	25°C		85	°C			
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
ICCL	Power Supply Current		185		166	185		185	mA	Total all OVT, IVT, and VCCE pins
ICCH			175		154	175		175	mA	
I _{CCZ}			210			210		210		

AC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

			0 °	C	25	o°C	85	°C		
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay	ECLK to Q TCLK to Q	4.8 5.1	5.8 6.4	5.0 5.3	6.0 6.4	5.6 5.7	6.6 7.0	ns	
^t PHL	Propagation Delay	ECLK to Q TCLK to Q	4.4 4.7	5.4 6.0	4.4 4.8	5.4 5.9	4.8 5.2	5.8 6.5	ns	
tSK(O)	Output Skew	Q0, Q3, Q4, Q7 Q1, Q2, Q5 Q0–Q7		350 350 500		350 350 500		350 350 500	ps	Note 1, 6
^t SK(PR)	Process Skew	ECLK to Q TCLK to Q		1.0 1.3		1.0 1.1		1.0 1.3	ns	Note 2, 6
tSK(P)	Pulse Skew	∆tpLH – tpHL		1.0		1.0		1.0	ns	
t _r , t _f	Rise/Fall Time		0.3	1.5	0.3	1.5	0.3	1.5	ns	
tpW	Output Pulse Width	66MHz @ 2.0V 66MHz @ 0.8V 60MHz @ 2.0V 60MHz @ 0.8V	5.5 5.5 6.0 6.0		5.5 5.5 6.0 6.0		5.5 5.5 6.0 6.0		ns	Note 3, 6
^t Stability	Clock Stability			±75		±75		±75	ps	Note 4, 6
F _{MAX}	Maximum Input Freq	uency		80		80		80	MHz	Note 5, 6

^{1.} Output skew defined for identical output transitions.

Output skew defined for identical output transitions.
 Process skew is valid for V_{CC} = 5.0V ±5%.
 Parameters guaranteed by t_{SK}(P) and t_r, t_f specification limits.
 Clock stability is the period variation between two successive rising edges.
 For series terminated lines. See Applications section for F_{MAX} enhancement techniques.
 All AC specifications tested driving 50Ω series terminated transmission lines at 80MHz.

4-Bit Differential ECL Bus to TTL Bus Transceiver

The MC10H/100H680 is a dual supply 4—bit differential ECL bus to TTL bus transceiver. It is designed to allow the system designer to no longer be limited in bus speed associated with standard TTL busses. Using a differential ECL Bus will increase the frequency of operation and increase noise immunity.


Both the TTL and the ECL ports are capable of driving a bus. The ECL outputs have the ability to drive 25 Ω allowing both ends of the bus line to be terminated in the characteristic impedance of 50 Ω . The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads.

The ECL output levels are V_{OH} approximately equal to -1.0~V and V_{OL} cutoff equal to -2.0~V (VTT). When the ECL ports are disabled both EIOx and EIOxB go to the V_{OL} cutoff level. The ECL input receivers have special circuitry which detects this disabled condition, prevents oscillation, and forces the TTL output to the low state. The noise margin in this disabled state is greater than 600 mV. Multiple ECL V_{CCO} pins are utilized to minimize switching noise.

The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The control pins (EDIR and ECEB) of the 10H version is compatible with MECL 10H ECL logic levels. The control pins of the 100H version are compatible with 100K levels.

- Differential ECL Bus (25 Ω) I/O Ports
- High Drive TTL Bus I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- Direction and Chip Enable Control Pins





ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location

VL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H680FN	PLCC-28	37 Units/Rail
MC100H680FN	PLCC-28	37 Units/Rail

PIN DESCRIPTIONS

Pin	Symbol	Function
1	GT1	TTL Ground 1
2	TIO0	TTL I/O Bit 0
3	TDIR	TTL Direction Control
4	EDIR	ECL Direction Control
5	EIO0	ECL I/O Bit 0
6	VCCO1	ECL VCC 1 (0V) – Outputs
7	EIO0B	ECL I/O Bit 0 Bar
8	VEE	ECL Supply (-5.2/-4.5V)
9	EIO1	ECL I/O Bit 1
10	VCCO2	ECL VCC 2 (0V) – Outputs
11	EIO1B	ECL I/O Bit 1 Bar
12	EIO2	ECL I/O Bit 2
13	VCCO3	ECL VCC 3 (0V) – Outputs
14	EIO2B	ECL I/O Bit 2 Bar
15	VCCE	ECL VCC (0V)
16	EIO3	ECL I/O Bit 3
17	VCCO4	ECL VCC 4 (0V) – Outputs
18	EIO3B	ECL I/O Bit 3 Bar
19	ECEB	ECL Chip Enable Bar Control
20	TCEB	TTL Chip Enable Bar Control
21	TIO3	TTL I/O Bit 3
22	GT4	TTL Ground 4
23	VT2	TTL Supply 2 (5V)
24	GT3	TTL Ground 3
25	TIO2	TTL I/O Bit 2
26	TIO1	TTL I/O Bit 1
27	GT2	TTL Ground 2
28	VT1	TTL Supply 1 (5V)

TRUTH TABLE

TDIR — Direction Control TTL Levels

EDIR — Direction Control ECL Levels

TCEB — Chip Enable Bar Control TTL Levels

ECEB — Chip Enable Bar Control ECL Levels

TIN — TTL Input TOUT — TTL Output

EIN — ECL Input

EINB — ECL Input Bar EOUT — ECL Output

EOUTB — ECL Output Bar

H — HIGH L-LOW

LC — ECL Low Cutoff (VTT = -2.0 V)

X — Don't Care

Z — High Impedance

ECEB	TCEB	EDIR	TDIR	EIN	EINB	EOUT	EOUTB	TIN	TOUT	COMMENTS
Н	Х	Х	Х	Х	Х	LC	LC	Х	Z	ECL and TTL Outputs Disabled
Х	Н	Х	Х	Х	Х	LC	LC	Х	Z	ECL and TTL Outputs Disabled
L	L	Н	Х	Н	LC			NA	Н	ECL to TTL Direction
L	L	Η	Х	LC	Н			NA	L	ECL to TTL Direction
L	L	Н	Х	LC	LC			NA	L	ECL to TTL Direction (L-L Cond.)
L	L	Х	Н	Н	LC			NA	Н	ECL to TTL Direction
L	L	Х	Н	LC	Н			NA	L	ECL to TTL Direction
L	L	Х	Н	LC	LC			NA	L	ECL to TTL Direction (L-L Cond.)
L	L	L	L	NA	NA	Н	LC	Н		TTL to ECL Direction
L	L	L	L	NA	NA	LC	Н	L		TTL to ECL Direction

ABSOLUTE RATINGS (Do not exceed):

Power Supply Voltage	VEE (ECL)	-8.0 to 0	Vdc
Power Supply Voltage	V _{CCT} (TTL)	-0.5 to +7.0	Vdc
Input Voltage	V _I (ECL) V _I (TTL)	0.0 to VEE -0.5 to +7.0	Vdc
Disabled 3–State Output	V _{out} (TTL)	0.0 to V _{CCT}	Vdc
Output Source Current Continuous	I _{out} (ECL)	100	mAdc
Output Source Current Surge	I _{out} (ECL)	200	mAdc
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _{amb}	0.0 to +75	°C

ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

Test		T _A = 0°C		$T_A = 2$	5°C	T _A =	T _A = 75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Supply Current/ECL		-110		-110		-110	mA	
INH	Input HIGH Current		225		145		145	μΑ	
I _{INL}	Input LOW Current	0.5		0.5		0.3		μΑ	
V _{OH} V _{OL}	Output HIGH Voltage Output LOW Voltage	-1100 -2.1	-840 -2.03	-1100 -2.1	-810 -2.03	-1100 -2.1	-735 -2.03	mV V	25 Ω to –2.1 V

CONTROL INPUTS ONLY

10H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -5.2 ±5%

Test		T _A = 0°C		T _A =	25°C	T _A = 75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	

CONTROL INPUTS ONLY

100H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -4.2 V to -5.5 V

Test		T _A = 0°C		T _A =	T _A = 25°C T _A =		T _A = 75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

TTL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

Test		T _A =	: 0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Standard Input Standard Input	2.0	0.8	2.0	0.8	2.0	0.8	Vdc	
VIK	Input Clamp		-1.2		-1.2		-1.2	Vdc	I _{IN} = -18 mA
VOH	Output HIGH Voltage Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	$I_{OH} = -3.0 \text{ mA}$ $I_{OH} = -15 \text{ mA}$
VOL	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48 mA
I _{IH} *	TTL (Input HIGH) TTL (Input HIGH)		20 100		20 100		20 100	μΑ	V _{in} = 2.7 V V _{in} = 7.0 V
l ∟*	TTL (Input LOW)		-0.6		-0.6		-0.6	mA	V _{in} = 0.5 V
ICCL	Supply Current		75		75		75	mA	
Іссн	Supply Current		70		70		70	mA	
Iccz	Supply Current		70		70		70	mA	
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

^{*} NOTE: TTL Control Inputs only

TTL I/O DC CHARACTERISTICS ONLY

Test		T _A =	0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
I _{IH/IOZH}	Output Disable Current		70 200		70 200		70 200	μА	V _{OUT} = 2.7 V V _{OUT} = 0.5 V

ECL TO TTL DIRECTION / AC TEST


Test			T _A =	0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Waveforms	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{PLH}	Propagation Delay to Output	2, 4	2.7	4.8	2.7	4.8	2.7	4.8	ns	C _L = 50 pF
^t PZH ^t PZL	ECEB to Output Enable Time	2, 5, 6	3.5 3.5	6.5 6.0	3.5 3.5	6.5 6.0	3.7 3.7	6.7 6.4	ns	C _L = 50 pF
^t PHZ ^t PLZ	ECEB to Output Disable Time	2, 5, 6	3.5 3.5	8.6 6.5	3.5 3.5	8.6 6.5	3.7 3.7	8.8 7.3	ns	C _L = 50 pF
^t PZH ^t PZL	TCEB to Output Enable Time	2, 5, 6	5.7 5.4	7.7 6.9	5.7 5.4	7.7 6.9	5.9 5.9	7.9 7.4	ns	C _L = 50 pF
^t PHZ ^t PLZ	TCEB to Output Disable Time	2, 5, 6	4.0 4.0	8.5 5.8	4.1 4.2	8.4 6.0	4.2 4.7	8.3 6.5	ns	C _L = 50 pF
t _r /t _f	1.0 to 2.0 Vdc	3	0.4	1.5	0.4	1.5	0.4	1.5	ns	C _L = 50 pF

TTL TO ECL DIRECTION / AC TEST

Test			T _A =	0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Waveforms	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output	1, 4	1.8	4.6	1.8	4.6	2.0	4.9	ns	25 Ω to -2.0 V
^t PLH ^t PHL	ECEB to Output	1, 4	2.9	5.1	3.0	5.2	3.4	5.7	ns	25 Ω to -2.0 V
^t PLH ^t PHL	TCEB to Output	1, 4	3.4	6.3	3.5	6.6	3.8	7.4	ns	25 Ω to -2.0 V
t _r /t _f	Output Rise/Fall Time 20%-80%	1, 3	1.0	3.4	1.0	3.4	1.0	3.4	ns	25 Ω to -2.0 V

BLOCK DIAGRAM

CONTROL INPUTS



SWITCHING CIRCUIT AND WAVEFORMS




Figure 1. Switching Circuit ECL

Figure 2.

ECL/TTL




Figure 3. WAVEFORMS: Rise and Fall Times

ECL/TTL




Figure 4. Propagation Delay — Single Ended

TTL




Figure 5. 3–State Output Low Enable and Disable Times

TTL




Figure 6. 3–State Output High Enable and Disable Times

Hex ECL to TTL Transceiver with Latches

The MC10/100H681 is a dual supply Hex ECL/TTL transceiver with latches in both directions. ECL controlled Direction and Chip Enable Bar pins. There are two Latch Enable pins, one for each direction.

The ECL outputs are single ended and drive 50 Ω . The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads. The high driving ability of the TTL outputs make the device ideal for bussing applications.


The ECL output levels are standard V_{OH} and V_{OL} cutoff equal to $-2.0~V~(V_{TT})$. When the ECL ports are disabled the outputs go to the V_{OL} cutoff level. Multiple ECL V_{CCO} pins are utilized to minimize switching noise.

The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- Separate Latch Enable Controls for each Direction
- ECL Single Ended 50 Ω I/O Port
- High Drive TTL I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- Direction and Chip Enable Control Pins

Pinout: 28-Lead PLCC (Top View)





ON Semiconductor

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM



A = Assembly Location


VL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10H681FN	PLCC-28	37 Units/Rail
MC100H681FN	PLCC-28	37 Units/Rail

Pin	Symbol	Description
1	TI01	TTL I/O BIT 1
2	VT	TTL V _{CC} (5.0 V)
3	GT	TTL GND (0 V)
4	TI00	TTL I/O Bit 0
5	DIR	Direction Control (ECL)
6	CEB	Chip Enable Bar Control (ECL)
7	LEET	Latch Enable ECL-TTL Control (ECL)
8	LETE	Latch Enable TTL-ECL Control (ECL)
9	I ∨ _{EE}	ECL Supply (-5.2/-4.5 V)
10	EI00	ECL I/O BIT 0
11	EI01	ECL I/O BIT 1
12	EI02	ECL I/O BIT 2
13	Vcco	ECL V _{CC} (0 V) — Outputs
14	EIO3	TTL I/O BIT 3
15	VCCE	ECL V _{CC} (0 V)
16	EIO4	ECL I/O BIT 4
17	Vcco	ECL V _{CC} (0 V) — Outputs
18	EIO5	ECL I/O BIT 5
19	TI05	TTL I/O BIT 5
20	GT	TTL GND (0 V)
21	VT	TTL V _{CC} (5.0 V)
22	TI04	TTL I/O BIT 4
23	GT	TTL GND (0 V)
24	VT	TTL V _{CC} (5.0 V)
25	TIO3	TTL I/O BIT 3
26	TIO2	TTL I/O BIT 2
27	VT	TTL V _{CC} (5.0 V)
28	GT	TTL V _{CC} (0 V)



TRUTH TABLE

CEB	DIR	LEET	LETE	EOUT	TOUT
Н	Х	Х	Х	Z	Z
L	Н	L	L	Z	EIN
L	Н	Н	L	Z	Qo
L	L	L	L	TIN	Z
L	L	L	Н	Qo	Z

- Hex
- Bi-Directional
- ECL/TTL Translation
- Dual Supply
- ECL Outputs, 50 Ohm S.E., V_{OH}/Cutoff
 TTL Outputs, 48 mA Sink, 15 mA Source
- Multi Power and Ground Pins
- Separate LE Controls

ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

Test		T _A = 0°C		T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Supply Current/ECL	_	-113	_	-113	_	-113	mA	
I _{INH}	Input HIGH Current	_	225	_	145	_	145	μΑ	
I _{INL}	Input LOW Current	0.5	_	0.5	_	0.3	_	μΑ	
V _{OL}	Output HIGH Voltage Output LOW Voltage	-1020 -2.1	-840 -2.03	-980 -2.1	-810 -2.03	-920 -2.1	-735 -2.03	mV V	50 Ω to –2.1 V

10H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -5.2 ±5%

Test		T _A = 0°C		T _A = 25°C		T _A = 75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	

100H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -4.2 V to -5.5 V

Test		T _A = 0°C		T _A = 25°C		T _A = 75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

ABSOLUTE RATINGS (Do not exceed):

Power Supply Voltage	V _{EE} (ECL)	-8.0 to 0	Vdc
Power Supply Voltage	V _{CCT} (TTL)	-0.5 to +7.0	Vdc
Input Voltage	V _I (ECL) V _I (TTL)	0.0 to V _{EE} -0.5 to +7.0	Vdc
Disabled 3-State Output	V _{out} (TTL)	0.0 to VCCT	Vdc
Output Source Current Continuous	I _{out} (ECL)	100	mAdc
Output Source Current Surge	I _{out} (ECL)	200	mAdc
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _{amb}	0.0 to +75	°C

TTL DC CHARACTERISTICS: V_{CCT} = +5.0 V ±10%, V_{EE} = -5.2 ±5% (10H Version); V_{EE} = -4.2 V to -5.5 V (100H Version)

Test		T _A =	0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH V _{IL}	Standard Input Standard Input	2.0 —	— 0.8	2.0 —	— 0.8	2.0 —	— 0.8	Vdc	
VIK	Input Clamp	_	-1.2	_	-1.2	_	-1.2	Vdc	I _{IN} = -18 mA
Vон	Output HIGH Voltage Output HIGH Voltage	2.5 2.0	_	2.5 2.0	_	2.5 2.0	_	V	I _{OH} = -3.0 mA I _{OH} = -15 mA
V _{OL}	Output LOW Voltage	_	0.55	_	0.55	_	0.55	V	I _{OL} = 48 mA
I _{IH} /IOZH I _{IL} /IOZL	Output Disable Current	_	70 200	_	70 200	_	70 200	μА	V _{OUT} = 2.7 V V _{OUT} = 0.5 V
ICCL	Supply Current	_	63	_	63	_	63	mA	
ICCH	Supply Current	_	63	_	63	_	63	mA	
ICCZ	Supply Current	_	63	_	63	_	63	mA	
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

ECL TO TTL DIRECTION AC CHARACTERISTICS

Test		T _A =	T _A = 0°C		25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay to Output	4.0	7.8	4.0	7.8	4.2	8.0	ns	C _L = 50 pF
tPLH tPHL	LEET to Output	5.5 5.5	8.3 7.6	5.5 5.5	8.3 7.6	5.7 5.8	8.5 8.0	ns	C _L = 50 pF
^t PZH ^t PZL	CEB to Output Enable Time	5.5 5.3	8.3 8.3	5.5 5.3	8.3 8.3	4.7 5.4	8.5 8.4	ns	C _L = 50 pF
tPHZ tPLZ	CEB to Output Disable Time	3.5 3.5	7.2 5.3	3.5 3.5	7.2 5.3	3.7 4.1	7.3 5.8	ns	C _L = 50 pF
t _r /t _f	1.0 Vdc to 2.0 Vdc	0.4	2.2	0.4	2.2	0.4	2.2	ns	C _L = 50 pF

TTL TO ECL DIRECTION AC CHARACTERISTICS

Test		T _A =	T _A = 0°C		T _A = 25°C		75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay to Output	1.9	3.9	1.9	3.9	2.2	4.4	ns	50 Ω to -2.0 V
^t PHL ^t PLH	CEB to Output	2.2 2.3	4.0 4.6	2.2 2.3	4.0 4.6	2.5 2.7	4.3 5.0	ns	50 Ω to -2.0 V
^t PHL ^t PLH	LETE to Output	2.4	3.9	2.4	3.9	2.7	4.3	ns	50 Ω to -2.0 V
t _r /t _f	Output Rise/Fall Time 20%-80%	0.4	2.2	0.4	2.2	0.4	2.2	ns	50 Ω to -2.0 V

TEST CIRCUITS AND WAVEFORMS




Figure 1. Test Circuit ECL




Figure 2. Test Circuit TTL

ECL/TTL




Figure 3. Rise and Fall Times

ECL/TTL




Figure 4. Propagation Delay — Single Ended

TTL




Figure 5. 3-State Output Low Enable and Disable Times

TTL




Figure 6. 3-State Output High Enable and Disable Times

CHAPTER 3 MECL 10K Data Sheets

MECL 10K INTEGRATED CIRCUITS

MC10,100/10,200 Series

-30 to 85°C

Function Selection — (-30 $^{\circ}$ to +85 $^{\circ}$ C)

Function	Device	Case
NOR Gates		
Quad 2-Input Gate	MC10102	620, 648, 775
Triple 4-3-3 Input Gate	MC10106	620, 648, 775
Dual 3-Input 3-Output Gate	MC10111	620, 648
Dual 3-Input 3-Output Gate	MC10211	620, 648, 775
OR Gates		
Quad 2-Input Gate	MC10103	620, 648, 775
Dual 3-Input 3-Output Gate	MC10110	620, 648
Dual 3-Input 3-Output Gate	MC10210	620, 648, 775
AND Gates		
Quad 2-Input Gate	MC10104	620, 648, 775
Hex Gate	MC10197	620, 648, 775
Complex Gates		
Quad OR/NOR Gate	MC10101	620, 648, 775
Triple 2-3-2 Input OR/NOR Gate	MC10105	620, 648, 775
Dual 4-5 Input OR/NOR Gate	MC10109	620, 648, 775
Dual 3-Input 3-Output OR/NOR Gate	MC10212	648, 775
Triple 2-Input Exclusive OR/NOR Gate	MC10107	620, 648, 775
Quad 2-Input Exclusive OR/NOR Gate	MC10113	620, 648, 775
Dual 2-Wide 2-3 Input OR-AND/OR-AND INVERT	MC10117	620, 648, 775
4-Wide 3-Input OR-AND/OR-AND INVERT	MC10121	620, 648, 775
Buffers/Inverters	l	
Hex Buffer/Enable	MC10188	620, 648, 775
Hex Inverter/Enable	MC10189	620, 648, 775
Hex Inverter/Buffer	MC10195	620, 648, 775
Line Drivers/Line Receivers	ı	
Triple Line Receiver	MC10114	620, 648, 775
Quad Line Receiver	MC10115	620, 648, 775
Triple Line Receiver	MC10116	620, 648, 775
Triple Bus Driver	MC10123	620, 648, 775
Quad Bus Receiver	MC10129	620
Quad Bus Driver	MC10192	620, 648, 775
Triple Line Receiver	MC10216	620, 648, 775
Translators	-	
Quad TTL-MECL	MC10124	620, 648, 775
Quad MECL-TTL	MC10125	620, 648, 775


Function	Device	Case
Flip-Flop/Latches		
Dual D Master Slave Flip-Flop	MC10131	620, 648, 775
Dual J-K Master Slave Flip-Flop	MC10135	620, 648, 775
Quad Latch	MC10153	620, 648, 775
Hex D Master Slave Flip-Flop	MC10176	620, 648, 775
Hex D Common Reset Flip-Flop	MC10186	620, 648, 775
Dual D Master Slave Flip-Flop	MC10231	620, 648, 775
Quad Latch	MC10133	620, 648
Quint Latch	MC10175	620, 648, 775
Quad/Common Clock Latch	MC10168	648
Encoders		
8-Input Encoder	MC10165	620, 648
Decoders		
Binary to 1-8 (Low)	MC10161	620, 648, 775
Binary to 1-8 (High)	MC10162	620, 648, 775
Dual Binary to 1-4 (Low)	MC10171	620, 648, 775
Dual Binary to 1-4 (High)	MC10172	620, 648, 775
Parity Generator/Checkers		
12-Bit Parity Generator-Checker	MC10160	620, 648
9 + 2 Bit Parity	MC10170	620, 648
Counters		=
Hexadecimal	MC10136	620, 648, 775
Decade	MC10137	620, 648
Biquinary	MC10138	620, 648, 775
Binary Down Counter	MC10154	620, 648
Binary	MC10178	620, 648, 775
Arithmetic Functions		
5-Bit Magnitude Comparator	MC10166	620, 648, 775
4-Bit Arithmetic Function Gen.	MC10181	623
Shift Register		
4-Bit Universal	MC10141	620, 648, 775
Multivibrators		
Monostable Multivibrators	MC10198	620, 648, 775
Multiplexer		
Dual with Latch	MC10134	620, 648, 775
Quad 2-Input/Noninverting	MC10158	620, 648, 775
Quad 2-Input/Inverting	MC10159	620, 648, 775
8-Line	MC10164	620, 648, 775
Quad 2-Input/Latch	MC10173	620, 648, 775
Dual 4-1	MC10174	620, 648, 775

Quad OR/NOR Gate


The MC10101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12.

- $P_D = 25 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10101L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10101L	CDIP-16	25 Units / Rail
MC10101P	PDIP-16	25 Units / Rail
MC10101FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					٦	Test Limits	5			
		Pin Under	-30	0°C	+25°C			+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		29		20	26		29	mAdc
Input Current	linH	4 12		425 850			265 535		265 535	μAdc
	linL	4 12	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	Voн	5 5 2 2	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	5 5 2 2	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	5 5 2 2	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	5 5 2 2		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Delay	t ₄₊₂ - t ₄₋₂₊ t ₄₊₅₊ t ₄₋₅₋	2 2 5 5	1.0 1.0 1.0 1.0	3.1 3.1 3.1 3.1	1.0 1.0 1.0 1.0	2.0 2.0 2.0 2.0	2.9 2.9 2.9 2.9	1.0 1.0 1.0 1.0	3.3 3.3 3.3 3.3	
Rise Time (20 to 80%)	t ₂₊ t ₅₊	2 5	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	
Fall Time (20 to 80%)	t ₂₋ t ₅₋	2 5	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	1
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
			Pin	TEST V]				
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	Gnd (VCC)
Power Supply Drain C	Current	ΙE	8					8	1, 16
Input Current		linH	4 12	4 12				8 8	1, 16 1, 16
		linL	4 12		4 12			8 8	1, 16 1, 16
Output Voltage	Logic 1	VOH	5 5 2 2	12 4				8 8 8 8	1, 16 1, 16 1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	5 5 2 2	12 4				8 8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 1	Voha	5 5 2 2			12 4	12 4	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	5 5 2 2			12 4	12 4	8 8 8	1, 16 1, 16 1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₄₊₂ - t ₄₋₂₊ t ₄₊₅₊ t ₄₋₅ -	2 2 5 5			4 4 4 4	2 2 5 5	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₅₊	2 5			4 4	2 5	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₂₋ t ₅₋	2 5			4 4	2 5	8 8	1, 16 1, 16


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input NOR Gate


The MC10102 is a quad 2–input NOR gate. The MC10102 provides one gate with OR/NOR outputs.

- $P_D = 25 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10102L	CDIP-16	25 Units / Rail
MC10102P	PDIP-16	25 Units / Rail
MC10102FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

				Test Limits								
			Pin Under	-30	0°C		+25°C		+8	5°C	1	
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	
Power Supply	Drain Current	ΙE	8		29		20	26		29	mAdc	
Input Current		l _{inH}	12		425			265		265	μAdc	
		l _{inL}	12	0.5		0.5			0.3		μAdc	
Output Voltage	e Logic 1	VOH	9 9 15 15	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc	
Output Voltage	e Logic 0	V _{OL}	9 9 15 15	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc	
Threshold Vol	tage Logic 1	VOHA	9 9 15 15	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc	
Threshold Vol	tage Logic 0	Vola	9 9 15 15		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc	
Switching Tim	es (50Ω Load)										ns	
Propagation D	Delay	t ₁₂₊₁₅ - t ₁₂₋₁₅₊ t ₁₂₊₉₊ t ₁₂₋₉ -	15 15 9 9	1.0 1.0 1.0 1.0	3.1 3.1 3.1 3.1	1.0 1.0 1.0 1.0	2.0 2.0 2.0 2.0	2.9 2.9 2.9 2.9	1.0 1.0 1.0 1.0	3.3 3.3 3.3 3.3		
Rise Time	(20 to 80%)	^t 15+ t ₉₊	15 9	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7		
Fall Time	(20 to 80%)	t ₁₅ _ t ₉ _	15 9	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7		

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	1
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin Under	TEST V	()(==)				
Characteri	stic	Symbol	Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		linH	12	12				8	1, 16
		l _{inL}	12		12			8	1, 16
Output Voltage	Logic 1	VOH	9 9 15 15	12 13				8 8 8 8	1, 16 1, 16 1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	9 9 15 15	12 13				8 8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 1	VOHA	9 9 15 15			12 13	12 13	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	9 9 15 15			12 13	12 13	8 8 8	1, 16 1, 16 1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		^t 12+15- ^t 12-15+ ^t 12+9+ ^t 12-9-	15 15 9 9			12 12 12 12	15 15 9 9	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	^t 15+ t9+	15 9			12 12	15 9	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₁₅ _ t9_	15 9			12 12	15 9	8 8	1, 16 1, 16


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input OR Gate


The MC10103 is a quad 2-input OR gate. The MC10103 provides one gate with OR/NOR outputs.

- $P_D = 25 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%-80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10103L AWLYYWW



PDIP-16 P SUFFIX CASE 648 MC10103P

AWLYYWW



PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping				
MC10103L	CDIP-16	25 Units / Rail				
MC10103P	PDIP-16	25 Units / Rail				
MC10103FN	PLCC-20	46 Units / Rail				

ELECTRICAL CHARACTERISTICS

					٦	Test Limits	s			
		Pin Under	-30)°C	+25°C			+85	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		29		21	26		29	mAdc
Input Current	linH	4*		390			245		245	μAdc
	linL	4*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Voн	2 9	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	V _{OL}	2 9	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 9	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 9		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay	t ₄₊₂₊ t ₁₂₊₉ _	2 9	1.0 1.0	3.1 3.1	1.0 1.0	2.0 2.0	2.9 2.9	1.0 1.0	3.3 3.3	
Rise Time (20 to 80%)	t ₂₊	2	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
Fall Time (20 to 80%)	t ₂ _	2	1.1	3.6	1.1	2.0	3.3	1.1	3.7	

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)

@ Test Ten			mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
		–30°C	-0.890	-1.890	-1.205	-1.500	-5.2		
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
Pin				TEST V					
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Current		ΙΕ	8					8	1, 16
Input Current		linH	4*	4*				8	1, 16
		l _{inL}	4*		4*			8	1, 16
Output Voltage	Logic 1	Vон	2 9	4.5				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 9	12, 13				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 9			4, 5	12, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 9			12, 13	4, 5	8 8	1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₁₂₊₉ –	2 9			4 12	2 9	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2			4	2	8	1, 16
Fall Time	(20 to 80%)	t ₂ _	2			4	2	8	1, 16

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input AND Gate


The MC10104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available.

- PD = 35 mW typ/gate (No Load)
- $t_{pd} = 2.7 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%-80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping			
MC10104L	CDIP-16	25 Units / Rail			
MC10104P	PDIP-16	25 Units / Rail			
MC10104FN	PLCC-20	46 Units / Rail			

ELECTRICAL CHARACTERISTICS

				Test Limits							
			Pin Under Test	−30°C		+25°C			+85°C		1
Characteristic		Symbol		Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current		ΙE	8		39			35		39	mAdc
Input Current		linH*	12 13		425 350			265 220		265 220	μAdc
		linL	12	0.5		0.5			0.3		μAdc
Output Voltag	ge Logic 1	Voн	15 9	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltag	ge Logic 0	VOL	15 9	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Vol	Itage Logic 1	VOHA	9 9 15 15	-1.090 -1.090 -1.090 -1.090		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Vol	ltage Logic 0	Vola	9 9 15 15		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Tim	nes (50Ω Load)										ns
Propagation Delay		^t 12+15+ ^t 12-15- ^t 12+9- ^t 12-9+	15 15 9 9	1.0 1.0 1.0 1.0	4.3 4.3 4.3 4.3	1.0 1.0 1.0 1.0	2.2 2.2 2.2 2.2	4.0 4.0 4.0 4.0	1.0 1.0 1.0 1.0	4.2 4.2 4.2 4.2	
		t ₁₃₊₁₅₊ t ₁₃₊₉ –	15 9	1.0 1.0	4.3 4.3	1.0 1.0	2.7 2.7	4.0 4.0	1.0 1.0	4.2 4.2	
Rise Time	(20 to 80%)	t ₁₅₊ t ₉₊	15 9	1.5 1.5	3.7 3.7	1.5 1.5	2.0 2.0	3.5 3.5	1.5 1.5	3.6 3.6	
Fall Time	(20 to 80%)	t ₁₅₋ tg_	15 9	1.5 1.5	3.7 3.7	1.5 1.5	2.0 2.0	3.5 3.5	1.5 1.5	3.6 3.6	

^{*} Inputs 4, 7, 10 and 13 will behave similarly for ac and I_{inH} values. Inputs 5, 6, 11 and 12 will behave similarly for ac and I_{inH} values.

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)				
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE			
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2			
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2			
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2			
			Pin	TEST V	TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
Characteristic S		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)		
Power Supply Drain Current		ΙΕ	8					8	1, 16		
Input Current		linH*						8 8	1, 16 1, 16		
		l _{inL}	12		12			8	1, 16		
Output Voltage	Logic 1	Voн	15 9	12, 13				8 8	1, 16 1, 16		
Output Voltage	Logic 0	VOL	15 9	12, 13				8 8	1, 16 1, 16		
Threshold Voltage	Logic 1	Voha	9 9 15 15	12 13		13 12	12 13	8 8 8 8	1, 16 1, 16 1, 16 1, 16		
Threshold Voltage	Logic 0	V _{OLA}	9 9 15 15	12 13		13 12	12 13	8 8 8 8	1, 16 1, 16 1, 16 1, 16		
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0 V		
Propagation Delay		^t 12+15+ ^t 12-15- ^t 12+9- ^t 12-9+	15 15 9 9	13 13 13 13		12 12 12 12	15 15 9	8 8 8	1, 16 1, 16 1, 16 1, 16		
		^t 13+15+ ^t 13+9–	15 9	12 12		13 13	15 9	8 8	1, 16 1, 16		
Rise Time	(20 to 80%)	^t 15+ ^t 9+	15 9	12 12		13 13	15 9	8 8	1, 16 1, 16		
Fall Time	(20 to 80%)	t ₁₅₋ tg_	15 9	12 12		13 13	15 9	8 8	1, 16 1, 16		

Inputs 4, 7, 10 and 13 will behave similarly for ac and l_{inH} values.
 Inputs 5, 6, 11 and 12 will behave similarly for ac and l_{inH} values.

Triple 2-3-2-Input OR/NOR Gate

The MC10105 is a triple 2–3–2 input OR/NOR gate.

- $P_D = 30 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)



PIN ASSIGNMENT V_{CC2} V_{CC1} 16 Aout 2 COUT 15 AOUT COUT 3 14 A_{IN} CIN4 13 A_{IN} 5 12 C_{IN} BOUT B_{IN} 6 11 B_{IN} **BOUT** 10 VEE8 9 B_{IN}

DIP

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10105L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10105L	CDIP-16	25 Units / Rail
MC10105P	PDIP-16	25 Units / Rail
MC10105FN	PLCC-20	46 Units / Rail

						٦	Test Limits	5			
			Pin Under	-30)∘C		+25°C		+85	5°C	1
Charac	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		23		17	21		23	mAdc
Input Current		l _{inH}	4		425			265		265	μAdc
		l _{inL}	4	0.5		0.5			0.3		μAdc
Output Voltage	e Logic 1	Voн	3 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	e Logic 0	V _{OL}	3 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Volt	tage Logic 1	Vона	3 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Volt	tage Logic 0	VOLA	3 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Time	es (50Ω Load)										ns
Propagation D	Pelay	t ₄₊₃ - t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂ -	3 3 2 2	1.0 1.0 1.0 1.0	3.1 3.1 3.1 3.1	1.0 1.0 1.0 1.0	2.0 2.0 2.0 2.0	2.9 2.9 2.9 2.9	1.0 1.0 1.0 1.0	3.3 3.3 3.3 3.3	
Rise Time	(20 to 80%)	t ₃₊ t ₂₊	3 2	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	
Fall Time	(20 to 80%)	t3_ t2_	3 2	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE]
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW] ", ,
Characteri	istic	Symbol Test			V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	1, 16
Input Current		l _{inH}	4	4				8	1, 16
		linL	4		4			8	1, 16
Output Voltage	Logic 1	Vон	3 2	4				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	3 2	4				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	3 2			4	4	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	3 2			4	4	8 8	1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₄₊₃ - t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂ -	3 3 2 2			4 4 4 4	3 3 2 2	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₃₊ t ₂₊	3 2			4 4	3 2	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t3- t2-	3 2			4 4	3 2	8 8	1, 16 1, 16

Triple 4-3-3-Input NOR Gate


The MC10106 is a triple 4–3–3 input NOR gate.

- $P_D = 30 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10106L	CDIP-16	25 Units / Rail
MC10106P	PDIP-16	25 Units / Rail
MC10106FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					٦	Test Limits	5			
		Pin Under	-30	0∘C		+25°C		+85°C		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		23		17	21		23	mAdc
Input Current	linH	4		425			265		265	μAdc
	l _{inL}	4	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	3 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	V _{OL}	3 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	VOHA	3 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	3 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay	t ₄₊₃₋ t ₄₋₃₊	3 3	1.0 1.0	3.1 3.1	1.0 1.0	2.0 2.0	2.9 2.9	1.0 1.0	3.3 3.3	
Rise Time (20 to 80%)	t ₃₊	3	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
Fall Time (20 to 80%)	t3_	3	1.1	3.6	1.1	2.0	3.3	1.1	3.7	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			–30°C	-0.890	-1.890	-1.205	-1.500	− 5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	− 5.2	
			+85°C	-0.700	− 5.2				
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC})
Power Supply Drain (Current	ΙE	8					8	1, 16
Input Current		linH	4	4				8	1, 16
		l _{inL}	4		4			8	1, 16
Output Voltage	Logic 1	Vон	3 2					8 8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	3 2	4 9				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	3 2				4 9	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	V _{OLA}	3 2			4 9		8 8	1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₄₊₃₋ t ₄₋₃₊	3 3			4 4	3 3	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t3+	3			4	3	8	1, 16
Fall Time	(20 to 80%)	t3_	3			4	3	8	1, 16

Triple 2-Input Exclusive OR/ Exclusive NOR Gate


The MC10107 is a triple-2 input exclusive OR/NOR gate.

- $P_D = 40 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.8 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10107L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10107L	CDIP-16	25 Units / Rail
MC10107P	PDIP-16	25 Units / Rail
MC10107FN	PLCC-20	46 Units / Rail

			Test Limits -30°C +25°C +85°C							
		Pin Under	-30	0°C		+25°C		+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		31			28		31	mAdc
Input Current	linH	4, 9, 14 5, 7, 15		425 350			265 220		265 220	μAdc
	l _{inL}	*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	2 2 3 3	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 2 3 3	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	VOHA	2 2 3 3	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 2 3 3		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)	1				Min	Тур	Max			ns
Propagation Delay	t++ t+ - t-+ t	Inputs 4,9 or 14 to either Output	-1.1 1.1 1.1 1.1	3.8 3.8 3.8 3.8	1.1 1.1 1.1 1.1	2.0 2.0 2.0 2.0	3.7 3.7 3.7 3.7	1.1 1.1 1.1 1.1	4.0 4.0 4.0 4.0	
	t++ t+ - t-+ t	Inputs 5,7 or 15 to either Output	1.1 1.1 1.1 1.1	3.8 3.8 3.8 3.8	1.1 1.1 1.1 1.1	2.8 2.8 2.8 2.8	3.7 3.7 3.7 3.7	1.1 1.1 1.1 1.1	4.0 4.0 4.0 4.0	
Rise Time (20 to 80%) Fall Time (20 to 80%)	t+ t–	**	1.1 1.1	3.5 3.5	1.1 1.1	2.5 2.5	3.5 3.5	1.1 1.1	3.8 3.8	

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.
** Any Output.

ELECTRICAL CHARACTERISTICS (continued)

					TEST V	OLTAGE VAI	LUES (Volts)		
	@ Test Temperature			V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	− 5.2	
	Pin Under			TEST \	TEST VOLTAGE APPLIED TO PINS LISTED BELOW				
Characteristic	Characteristic Symbo		Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Curr	ent	I _E 8		5, 7, 15				8	1, 16
Input Current		linH	4, 9, 14 5, 7, 15	*				8 8	1, 16 1, 16
		l _{inL}	*		*			8	1, 16
Output Voltage	Logic 1	VOH	2 2 3 3	4, 5 4 5				8 8 8	1, 16 1, 16 1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	2 2 3 3	4 5 4, 5				8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 1	VOHA	2 2 3 3	5		4 4 5	4	8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 2 3 3	5		4 5 4	4	8 8 8	1, 16 1, 16 1, 16 1, 16
Switching Times	(50Ω Load)			+1.1V		Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay		t++ t+ - t-+ t	Inputs 4,9 or 14 to either Output	5, 7, 15 5, 7, 15 5, 7, 15 5, 7, 15		Input 4, 9 or 14	Corresponding XOR/XNOR Outputs	8 8 8	1, 16 1, 16 1, 16 1, 16
		t++ t+ - t-+ t	Inputs 5,7 or 15 to either Output	4, 9, 14 4, 9, 14 4, 9, 14 4, 9, 14		Input 5, 7 or 15	Corresponding XOR/XNOR Outputs	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time ((20 to 80%)	t+	**	4, 9, 14		Any Input	Corresponding	8	1, 16
Fall Time ((20 to 80%)	t–	**	4, 9, 14		Any Input	XOR/XNOR Outputs	8	1, 16

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.


^{**} Any Output.

Dual 4-5-Input OR/NOR Gate


The MC10109 is a dual 4-5 input OR/NOR gate.

- $P_D = 30 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10109L	CDIP-16	25 Units / Rail
MC10109P	PDIP-16	25 Units / Rail
MC10109FN	PLCC-20	46 Units / Rail

						٦	Test Limits	5			
			Pin Under	–30°C		+25°C			+85°C]
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		15		11	14		15	mAdc
Input Current		linH	4		425			265		265	μAdc
		l _{inL}	4	0.5		0.5			0.3		μAdc
Output Voltag	e Logic 1	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltag	e Logic 0	V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Vol	Itage Logic 1	Vона	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Vol	tage Logic 0	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Tim	nes (50Ω Load)										ns
Propagation D	Delay	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	1.0 1.0 1.0 1.0	3.7 3.7 3.7 3.7	1.0 1.0 1.0 1.0	2.0 2.0 2.0 2.0	2.9 2.9 2.9 2.9	1.0 1.0 1.0 1.0	3.7 3.7 3.7 3.7	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3	1.1 1.1	4.0 4.0	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	4.0 4.0	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3	1.1 1.1	4.0 4.0	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	4.0 4.0	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	1
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		linH	4	4				8	1, 16
		linL	4		4			8	1, 16
Output Voltage	Logic 1	VOH	2 3	4				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 3	4				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 3			4	4	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3			4	4	8 8	1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3			4 4 4 4	2 2 3 3	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3			4 4	2 3	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3			4 4	2 3	8 8	1, 16 1, 16

Dual 3-Input/3-Ouput OR Gate


The ability to control three parallel lines from a single point makes the MC10110 particularly useful in clock distribution applications where minimum clock skew is desired. Three $V_{\hbox{CC}}$ pins are provided and each one should be used.

- $P_D = 80 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.4 \text{ ns typ (All Outputs Loaded)}$
- t_r , $t_f = 2.2$ ns typ (20%-80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10110L	CDIP-16	25 Units / Rail
MC10110P	PDIP-16	25 Units / Rail
MC10110FN	PLCC-20	46 Units / Rail

						٦	Test Limits	5			
			Pin Under	-30	0∘C	+25°C			+8	5°C	
Charac	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		42		30	38		42	mAdc
Input Current		linH	5, 6, 7		680			425		425	μAdc
		l _{inL}	5, 6, 7	0.5		0.5			0.3		μAdc
Output Voltage	e Logic 1	VOH	2 3 4	-1.060 -1.060 -1.060	-0.890 -0.890 -0.890	-0.960 -0.960 -0.960		-0.810 -0.810 -0.810	-0.890 -0.890 -0.890	-0.700 -0.700 -0.700	Vdc
Output Voltage	e Logic 0	VOL	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc
Threshold Vol	tage Logic 1	VOHA	2 3 4	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc
Threshold Vol	tage Logic 0	VOLA	2 3 4		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc
Switching Tim	es (50Ω Load)										ns
Propagation D	Delay	t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4-	2 2 3 3 4 4	1.4 1.4 1.4 1.4 1.4	3.5 3.5 3.5 3.5 3.5 3.5	1.4 1.4 1.4 1.4 1.4	2.4 2.4 2.4 2.4 2.4 2.4	3.5 3.5 3.5 3.5 3.5 3.5	1.5 1.5 1.5 1.5 1.5 1.5	3.8 3.8 3.8 3.8 3.8 3.8	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4	1.0 1.0 1.0	3.5 3.5 3.5	1.1 1.1 1.1	2.2 2.2 2.2	3.5 3.5 3.5	1.2 1.2 1.2	3.8 3.8 3.8	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4	1.0 1.0 1.0	3.5 3.5 3.5	1.1 1.1 1.1	2.2 2.2 2.2	3.5 3.5 3.5	1.2 1.2 1.2	3.8 3.8 3.8	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	1
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
			Pin		OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain (Current	ΙE	8					8	1, 15, 16
Input Current		l _{inH}	5, 6, 7	*				8	1, 15, 16
		l _{inL}	5, 6, 7		*			8	1, 15, 16
Output Voltage	Logic 1	VOH	2 3 4	5 6 7				8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Output Voltage	Logic 0	VOL	2 3 4					8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 1	Vона	2 3 4			5 6 7		8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 0	V _{OLA}	2 3 4				5 6 7	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4-	2 2 3 3 4 4			5 5 5 5 5	2 2 3 3 4 4	8 8 8 8 8	1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16

^{*} Individually test each input using the pin connections shown.


Dual 3-Input/3-Ouput NOR Gate

The MC10111 is designed to drive up to three transmission lines simul—taneously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the MC10111 particularly useful in clock distribution applications where minimum clock skew is desired. Three $V_{\hbox{CC}}$ pins are provided and each one should be used.


- $P_D = 80 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.4 \text{ ns typ (All Outputs Loaded)}$
- t_r , $t_f = 2.2$ ns typ (20%–80%)

LOGIC DIAGRAM



V_{CC1} = PIN 1,15 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10111L	CDIP-16	25 Units / Rail
MC10111P	PDIP-16	25 Units / Rail
MC10111FN	PLCC-20	46 Units / Rail

						٦	Test Limits	6			
			Pin Under	-30	0∘C	+25°C			+8	5°C	
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		42		30	38		42	mAdc
Input Current		linH	5, 6, 7		680			425		425	μAdc
		l _{inL}	5, 6, 7	0.5		0.5			0.3		μAdc
Output Voltage	e Logic 1	VOH	2 3 4	-1.060 -1.060 -1.060	-0.890 -0.890 -0.890	-0.960 -0.960 -0.960		-0.810 -0.810 -0.810	-0.890 -0.890 -0.890	-0.700 -0.700 -0.700	Vdc
Output Voltage	e Logic 0	VOL	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc
Threshold Vol	tage Logic 1	VOHA	2 3 4	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc
Threshold Vol	tage Logic 0	VOLA	2 3 4		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc
Switching Tim	ies (50Ω Load)										ns
Propagation D	Delay	t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4	1.4 1.4 1.4 1.4 1.4	3.5 3.5 3.5 3.5 3.5 3.5	1.4 1.4 1.4 1.4 1.4	2.4 2.4 2.4 2.4 2.4 2.4	3.5 3.5 3.5 3.5 3.5 3.5	1.5 1.5 1.5 1.5 1.5	3.8 3.8 3.8 3.8 3.8 3.8	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4	1.0 1.0 1.0	3.5 3.5 3.5	1.1 1.1 1.1	2.2 2.2 2.2	3.5 3.5 3.5	1.2 1.2 1.2	3.8 3.8 3.8	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4	1.0 1.0 1.0	3.5 3.5 3.5	1.1 1.1 1.1	2.2 2.2 2.2	3.5 3.5 3.5	1.2 1.2 1.2	3.8 3.8 3.8	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin		OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(VCC) Gnd
Power Supply Drain (Current	ΙE	8					8	1, 15, 16
Input Current		l _{inH}	5, 6, 7	*				8	1, 15, 16
		l _{inL}	5, 6, 7		*			8	1, 15, 16
Output Voltage	Logic 1	VOH	2 3 4					8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Output Voltage	Logic 0	VOL	2 3 4	5 6 7				8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 1	Vона	2 3 4				5 6 7	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 0	VOLA	2 3 4			5 6 7		8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4			5 5 5 5 5	2 2 3 3 4 4	8 8 8 8 8	1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16

^{*} Individually test each input using the pin connections shown.

Quad Exclusive OR Gate

The MC10113 is a quad Exclusive OR gate, with an enable common to all four gates. The outputs may be wire—ORed together to perform a 4-bit comparison function (A = B). The enable is active low.

- $P_D = 175 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.5 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM Ē V_{CC1} = PIN 1 V_{CC2} = PIN 16 VFF = PIN 8 DIP **PIN ASSIGNMENT** 15 V_{CC1} V_{CC2} A_{OUT} DOUT 15 BOUT 14 COUT A_{IN} 4 13 DIN D_{IN} 5 12 AIN 11 B_{IN} 6 C_{IN} 10 C_{IN} B_{IN} ENABLE 9 8 V_{EE}

Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

11	V	Ē	OUTPUT
L	L	L	L
L	Н	L	Н
Н	L	L	Н
Н	Н	L	L
Х	Χ	Н	L



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10113L	CDIP-16	25 Units / Rail
MC10113P	PDIP-16	25 Units / Rail
MC10113FN	PLCC-20	46 Units / Rail

					1	est Limits	5			
		Pin Under	-30	0°C	+25°C			+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		46			42		46	mAdc
Input Current	l _{inH}	4,7,10,13 5,6,11,12 9		425 350 870			265 220 545		265 220 545	μAdc
	l _{inL}	*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	2 3 14 15	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc
Output Voltage Logic 0	V _{OL}	2 3 14 15	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	VOHA	2 3 14 15	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 3 14 15		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50 Ω Load)					Min	Тур	Max			ns
Propagation Delay	t ₄₊₂₊ t ₄₋₂₋ t ₉₊₂₋ t ₉₋₂₊	2 2 2 2	1.1 1.1 1.3 1.3	4.7 4.7 5.2 5.2	1.3 1.3 1.5 1.5	2.6 2.6 3.4 3.4	4.5 4.5 5.0 5.0	1.3 1.3 1.5 1.5	5.0 5.0 5.5 5.5	
Rise Time (20 to 80%)	t ₂₊	2	1.1	4.2	1.1	2.5	3.9	1.1	4.4	
Fall Time (20 to 80%)	t ₂ _	2	1.1	4.2	1.1	2.5	3.9	1.1	4.4	

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)

					TEST V	OLTAGE VAI	LUES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE	
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
	+85°C			-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST \	OLTAGE A	PPLIED TO	PINS LISTED I	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	1, 16
Input Current		linH	4,7,10,13 5,6,11,12 9	* * 9				8 8 8	1, 16 1, 16 1, 16
		l _{inL}	*		*			8	1, 16
Output Voltage	Logic 1	VOH	2 3 14 15	4 7 11 13				8 8 8 8	1, 16 1, 16 1, 16 1, 16
Output Voltage	Logic 0	VOL	2 3 14 15		4 7 11 13			8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 1	VOHA	2 3 14 15			4 6 10 12		8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3 14 15				5 7 11 13	8 8 8	1, 16 1, 16 1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₉₊₂₋ t ₉₋₂₊	2 2 2 2	4 4		4 4 9 9	2 2 2 2	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2			4	2	8	1, 16
Fall Time	(20 to 80%)	t ₂₋	2			4	2	8	1, 16

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

Triple Line Receiver

The MC10114 is a triple line receiver designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.


Another feature of the MC10114 is that the OR outputs go to a logic low level whenever the inputs are left floating. The outputs are each capable of driving 50 ohm transmission lines.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumen– tation systems. The MC10114 can also be used for MOS to MECL interfacing and it is ideal as a sense amplifier for MOS RAM's.

A V_{BB} reference is provided which is useful in making the MC10114 a Schmit trigger, allowing single-ended driving of the inputs, or other applications where a stable reference voltage is necessary. See MECL Design Handbook (HB205) pages 226 and 228.

- $P_D = 145 \text{ mW typ/pkg}$
- $t_{pd} = 2.4$ ns typ (Single Ended Input)
- $t_{pd} = 2.0 \text{ ns typ (Differential Input)}$
- t_r , $t_f = 2.1$ ns typ (20%–80%)


LOGIC DIAGRAM



 $^*V_{\mbox{\footnotesize{BB}}}$ to be used to supply bias to the MC10114 only and bypassed (when used) with 0.01 $\mu\mbox{F}$ to 0.1 $\mu\mbox{F}$ capacitor to ground (0 V). $V_{\mbox{\footnotesize{BB}}}$ can source < 1.0 mA.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

Device	Package	Shipping
MC10114L	CDIP-16	25 Units / Rail
MC10114P	PDIP-16	25 Units / Rail
MC10114FN	PLCC-20	46 Units / Rail

						1	Test Limits	5			
			Pin Under	-30)°C		+25°C		+8	5°C	1
Charac	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙΕ	8		39		28	35		39	mAdc
Input Current		linH	4		70			45		45	μAdc
		ICBO	4		1.5			1.0		1.0	μAdc
Output Voltage	e Logic 1	Vон	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	e Logic 0	V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Volt	tage Logic 1	Vона	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Volt	tage Logic 0	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Reference Vol	tage	V _{BB}	11	-1.420	-1.280	-1.350		-1.230	-1.295	-1.150	Vdc
Common Mod Test	e Rejection	VOH	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
		VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Switching Time	es (50Ω Load)			Min	Max	Min	Тур	Max	Min	Max	ns
Propagation D	elay	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	1.0 1.0 1.0 1.0	4.4 4.4 4.4 4.4	1.0 1.0 1.0 1.0	2.4 2.4 2.4 2.4	4.0 4.0 4.0 4.0	0.9 0.9 0.9 0.9	4.3 4.3 4.3 4.3	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3	1.5 1.5	3.8 3.8	1.5 1.5	2.1 2.1	3.5 3.5	1.5 1.5	3.7 3.7	
Fall Time	(20 to 80%)	t ₂ _ t ₃ _	2 3	1.5 1.5	3.8 3.8	1.5 1.5	2.1 2.1	3.5 3.5	1.5 1.5	3.7 3.7	

ELECTRICAL CHARACTERISTICS (continued)

		· · · · · ·			TEST VO	LTAGE VALU	JES (Volts)			
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	V _{BB}	1	
			–30°C	-0.890	-1.890	-1.205	-1.500	From	1	
			+25°C	-0.810	-1.850	-1.105	-1.475	Pin		
			+85°C	-0.700	-1.825	-1.035	-1.440	-1.440		
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW		
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	Unit	
Power Supply Drain Cu	rrent	ΙE	8		4, 9, 12			5, 10, 13	mAdc	
Input Current		linH	4	4	9, 12			5, 10, 13	μAdc	
		linL	4		9, 12			5, 10, 13	μAdc	
Output Voltage	Logic 1	Voн	2 3	4 9, 12	9, 12 4			5, 10, 13 5, 10, 13	Vdc	
Output Voltage	Logic 0	V _{OL}	2 3	9, 12 4	4 9, 12			5, 10, 13 5, 10, 13	Vdc	
Threshold Voltage	Logic 1	Vона	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	Vdc	
Threshold Voltage	Logic 0	VOLA	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	Vdc	
Reference Voltage		V _{BB}	11					5, 10, 13	Vdc	
Common Mode Rejection	on Test	Voн	2 3						Vdc	
		VOL	2 3						Vdc	
Switching Times	(50Ω Load)					Pulse In	Pulse Out			
Propagation Delay	(00 to 000)	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3			4 4 4 4	2 2 3 3	5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13	ns	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3			4	2 3	5, 10, 13 5, 10, 13		
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3			4 4	2 3	5, 10, 13 5, 10, 13		

ELECTRICAL CHARACTERISTICS (continued)

		@ Test Te	mperature	V _{IHH} *	V _{ILH} *	V _{IHL} *	V _{ILL} *	VEE	1
			–30°C	+0.110	-0.890	-1.890	-2.890	-5.2	1
			+25°C	+0.190	-0.850	-1.810	-2.850	-5.2	1
			+85°C	+0.300	-0.825	-1.700	-2.825	-5.2	1
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW]
Character	istic	Symbol	Under Test	V _{IHH} *	V _{ILH} *	V _{IHL} *	V _{ILL} *	VEE	(VCC)
Power Supply Drain (Current	ΙΕ	8					8	1, 16
Input Current		l _{inH}	4					8	1, 16
		l _{inL}	4					8, 4	1, 16
Output Voltage	Logic 1	Vон	2 3					8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 3					8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 3					8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3					8 8	1, 16 1, 16
Reference Voltage		V _{BB}	11					8	1, 16
Common Mode Rejec	ction Test	Vон	2 3	4	5	5	4	8 8	1, 16 1, 16
		V _{OL}	2 3	4	5	5	4	8 8	1, 16 1, 16
Switching Times	(50Ω Load)							-3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3					8 8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3					8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3					8 8	1, 16 1, 16

^{*} V_{IHH} = Input Logic 1 level shifted positive one volt for common mode rejection tests V_{ILH} = Input Logic 0 level shifted positive one volt for common mode rejection tests

 V_{ILL} = Input Logic 1 level shifted negative one volt for common mode rejection tests V_{ILL} = Input Logic 0 level shifted negative one volt for common mode rejection tests

Quad Line Receiver

The MC10115 is a quad differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.


Active current sources provide the MC10115 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 9) to prevent upsetting the current source bias network.

- $P_D = 110 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM 4 5 2 7 6 3 10 11 12 14 15 V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

 $^*V_{BB}$ to be used to supply bias to the MC10115 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA. When the input pin with the bubble goes positive, the output goes negative.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10115L AWLYYWW



PDIP-16 P SUFFIX CASE 648 16 MC10115P O AWLYYWW



PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10115L	CDIP-16	25 Units / Rail
MC10115P	PDIP-16	25 Units / Rail
MC10115FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

						٦	Test Limits	<u> </u>			
			Pin Under	-30)∘C		+25°C		+8	5°C	
Characte	Characteristic		Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply D	rain Current	ΙE	8		29			26		29	mAdc
Input Current		l _{inH}	4		150			95		95	μAdc
		ІСВО	4		1.5			1.0		1.0	μAdc
Output Voltage	Logic 1	Vон	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Volta	ge Logic 1	Vона	2	-1.080		-0.980			-0.910		Vdc
Threshold Volta	ge Logic 0	VOLA	2		-1.655			-1.630		-1.595	Vdc
Reference Volta	ige	V _{BB}	9	1.420	1.280	-1.350		-1.230	1.295	-1.150	Vdc
Switching Times	s (50Ω Load)										ns
Propagation De	lay	t ₄₋₂₊ t ₄₊₂₋	2 2	1.0 1.0	3.1 3.1	1.0 1.0		2.9 2.9	1.0 1.0	3.3 3.3	
Rise Time	(20 to 80%)	t ₂₊	2	1.1	3.6	1.1		3.3	1.1	3.7	
Fall Time	(20 to 80%)	t ₂ _	2	1.1	3.6	1.1		3.3	1.1	3.7	

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CH		1100 (00		l	TEST	VOLTAGE	VALUES (V	olte)		
						1	· `			1
	•	@ Test Tem	perature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	V _{BB}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	From	- 5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	9	- 5.2	
			Pin Under	TE	ST VOLTAGI	E APPLIED	TO PINS LI	STED BELC	W	(//)
			Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	VEE	(VCC)
Power Supply Drain	Current	ΙΕ	8		4,7,10,13			5,6,11,12	8	1, 16
Input Current		linH	4	4	7,10,13			5,6,11,12	8	1, 16
		ICBO	4		7,10,13			5,6,11,12	8,4	1, 16
Output Voltage	Logic 1	Vон	2	7,10,13	4			5,6,11,12	8	1, 16
Output Voltage	Logic 0	VOL	2	4	7,10,13			5,6,11,12	8	1, 16
Threshold Voltage	Logic 1	VOHA	2		7,10,13		4	5,6,11,12	8	1, 16
Threshold Voltage	Logic 0	VOLA	2		7,10,13	4		5,6,11,12	8	1, 16
Reference Voltage		V _{BB}	9					5,6,11,12	8	1, 16
Switching Times	(50Ω Load)			Pu	lse In	Pulse	e Out		-3.2 V	+2.0 V
Propagation Delay		t ₄₋₂₊ t ₄₊₂₋	2 2		4 4		2	5,6,11,12 5,6,11,12	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2		4	2	2	5,6,11,12	8	1, 16
Fall Time	(20 to 80%)	t ₂ _	2		4	2	2	5,6,11,12	8	1, 16

Triple Line Receiver

The MC10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.

Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.


- $P_D = 85 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%-80%)

LOGIC DIAGRAM 4 5 2 3 9 10 7 12 13 14 V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

 $^*V_{BB}$ to be used to supply bias to the MC10116 only and bypassed (when used) with 0.01 $_\mu F$ to 0.1 $_\mu F$ capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

When the input pin with the bubble goes positive, the output pin with the bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10116L	CDIP-16	25 Units / Rail
MC10116P	PDIP-16	25 Units / Rail
MC10116FN	PLCC-20	46 Units / Rail

						٦	Test Limits	6			
			Pin Under	–30°C			+25°C		+85	5°C	1
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		23		17	21		23	mAdc
Input Current		l _{inH}	4		150			95		95	μAdc
		ICBO	4		1.5			1.0		1.0	μAdc
Output Voltag	e Logic 1	Vон	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltag	e Logic 0	V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Vol	Itage Logic 1	VOHA	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Vol	tage Logic 0	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Reference Vo	ltage	V _{BB}	11	-1.420	-1.280	-1.350		-1.230	-1.295	-1.150	Vdc
Switching Tim	nes (50Ω Load)										ns
Propagation D	Delay	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	1.0 1.0 1.0 1.0	3.1 3.1 3.1 3.1	1.0 1.0 1.0 1.0	2.0 2.0 2.0 2.0	2.9 2.9 2.9 2.9	1.0 1.0 1.0 1.0	3.3 3.3 3.3 3.3	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3	1.1 1.1	3.6 3.6	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.7 3.7	

ELECTRICAL CHARACTERISTICS (continued)


					TES	T VOLTAGI	E VALUES (Volts)		
	(@ Test Tem	perature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	VEE	
			-30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2	
			Pin	TES	T VOLTAG	SE APPLIED	TO PINS L	ISTED BEL	ow	α, ,
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain C	Current	ΙE	8		4, 9, 12			5, 10, 13	8	1, 16
Input Current		linH	4	4	9, 12			5, 10, 13	8	1, 16
		ICBO	4		9, 12			5, 10, 13	8,4	1, 16
Output Voltage	Logic 1	Vон	2 3	4 9, 12	9, 12 4			5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 3	9, 12 4	4 9, 12			5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Reference Voltage		V _{BB}	11					5, 10, 13	8	1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out		-3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3			4 4 4 4	2 2 3 3	5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3			4 4	2 3	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t2- t3-	2 3			4 4	2 3	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16

Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate


The MC10117 is a dual 2-wide 2-3-input OR-AND/OR-AND-Invert gate. This general purpose logic element is designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates.

- $P_D = 100 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.3 \text{ ns typ}$
- t_r , $t_f = 2.2$ ns typ (20%-80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10117L	CDIP-16	25 Units / Rail
MC10117P	PDIP-16	25 Units / Rail
MC10117FN	PLCC-20	46 Units / Rail

						٦	Test Limits	5			
			Pin Under	-30)°C	+25°C			+85°C		
Characterist	ic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain	Current	ΙE	8		29		20	26		29	mAdc
Input Current		l _{inH} *	6 9 4		425 560 390			265 350 245		265 350 245	μAdc
		l _{inL}	4	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	VOH	2 3	-1.060 -1.060	-0.890 -0.780	-0.960 -0.960		-0.810 -0.700	-0.890 -0.890	-0.700 -0.590	Vdc
Output Voltage	Logic 0	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage	Logic 1	Vона	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage	Logic 0	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50	DΩ Load)										ns
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	1.4 1.4 1.4 1.4	3.9 3.9 3.9 3.9	1.4 1.4 1.4 1.4	2.3 2.3 2.3 2.3	3.4 3.4 3.4 3.4	1.4 1.4 1.4 1.4	3.8 3.8 3.8 3.8	
Rise Time (20) to 80%)	t ₂₊ t ₃₊	2 3	0.9 0.9	4.1 4.1	1.1 1.1	2.2 2.2	4.0 4.0	1.1 1.1	4.6 4.6	
Fall Time (20) to 80%)	t ₂₋ t ₃₋	2 3	0.9 0.9	4.1 4.1	1.1 1.1	2.2 2.2	4.0 4.0	1.1 1.1	4.6 4.6	

^{*} Inputs 4, 5, 12 and 13 have same I_{inH} limit. Inputs 6, 7, 10 and 11 have same I_{inH} limit.

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW	
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙΕ	8					8	1, 16
Input Current		l _{inH} *	6 9 4	4 9	4			8 8 8	1, 16 1, 16 1, 16
		linL	4		9			8	1, 16
Output Voltage	Logic 1	Vон	2 3	4, 9				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 3	4, 9				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 3	9		4	4	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3	9		4	4	8 8	1, 16 1, 16
Switching Times	(50 Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	9 9 9		4 4 4 4	2 2 3 3	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3	9 9		4 4	2 3	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₂ _ t ₃ _	2 3	9 9		4 4	2 3	8 8	1, 16 1, 16


^{*} Inputs 4, 5, 12 and 13 have same I_{inH} limit. Inputs 6, 7, 10 and 11 have same I_{inH} limit.

4-Wide OR-AND/OR-AND Gate


The MC10121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-Invert function, useful in data control and digital multiplexing applications.

- $P_D = 100 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.3 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping			
MC10121L	CDIP-16	25 Units / Rail			
MC10121P	PDIP-16	25 Units / Rail			
MC10121FN	PLCC-20	46 Units / Rail			

				Test Limits							
Characteristic Power Supply Drain Current		Symbol I _E	Pin Under Test	−30°C		+25°C			+85°C		1
				Min	Max 29	Min	Typ 20	Max 26	Min	Max 29	Unit mAdc
		linL	7 9 10	0.5 0.5 0.5		0.5 0.5 0.5			0.3 0.3 0.3		μAdc
Output Voltage	Logic 1	VOH	3 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	Logic 0	VOL	3 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage	Logic 1	Vона	3 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage	Logic 0	VOLA	3 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load)											ns
Propagation Delay		t ₄₊₃₋ t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂₋	3 3 2 2	1.4 1.4 1.4 1.4	3.6 3.6 3.6 3.6	1.4 1.4 1.4 1.4	2.3 2.3 2.3 2.3	3.4 3.4 3.4 3.4	1.4 1.4 1.4 1.4	3.5 3.5 3.5 3.5	
Rise Time (20 t	o 80%)	t ₃₊ t ₂₊	3 2	0.9 0.9	4.1 4.1	1.1 1.1	2.5 2.5	4.0 4.0	1.1 1.1	4.6 4.6	
Fall Time (20 t	o 80%)	t3- t2-	3 2	0.9 0.9	4.1 4.1	1.1 1.1	2.5 2.5	4.0 4.0	1.1 1.1	4.6 4.6	

ELECTRICAL CHARACTERISTICS (continued)

	@ Test Temperature			V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE]
-30°C			-0.890	-1.890	-1.205	-1.500	-5.2		
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST VOLTAGE APPLIED TO PINS LISTED BELO					, ,
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		linH	7 9 10	7 9 10				8 8 8	1, 16 1, 16 1, 16
		linL	7 9 10		7 9 10			8 8 8	1, 16 1, 16 1, 16
Output Voltage	Logic 1	Vон	3 2	4, 10, 13				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	3 2	4, 10, 13				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	3 2	10, 13		4	4	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	3 2	10, 13		4	4	8 8	1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₄₊₃ - t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂ -	3 3 2 2	10, 13 10, 13 10, 13 10, 13		4 4 4 4	3 3 2 2	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₃₊ t ₂₊	3 2	10, 13 10, 13		4 4	3 2	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t3- t2-	3 2	10, 13 10, 13		4 4	3 2	8 8	1, 16 1, 16


Triple 4-3-3-Input Bus Driver

The MC10123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL} = -2.1$ Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter– followers of the MC10123 are "turned–off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25–ohm load terminated to –2.0 Vdc, the equivalent of a 50–ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10123, higher impedance values may be used with this part. A typical 50–ohm bus is shown in Figure 1.

- $P_D = 310 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 3.0 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%-80%)

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10123L	CDIP-16	25 Units / Rail
MC10123P	PDIP-16	25 Units / Rail
MC10123FN	PLCC-20	46 Units / Rail

LOGIC DIAGRAM





FIGURE 1 — 50-OHM BUS DRIVER (TYPICAL APPLICATION)



ELECTRICAL CHARACTERISTICS

						٦	Test Limits	5			
			Pin Under	-30)°C		+25°C		+85°C		
Charac	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		82		71	75		82	mAdc
Input Current		l _{inH}	4		350			220		220	μAdc
		linL	4			0.5					μAdc
Output Voltage	Logic 1	Vон	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	3	-2.100	-2.030	-2.100		-2.030	-2.100	-2.030	Vdc
Threshold Volta	age Logic 1	Vона	3	-1.080		-0.980			-0.910		Vdc
Threshold Volta	age Logic 0	VOLA	3		-2.100			-2.100		-2.100	Vdc
Switching Time	es (50Ω Load)										ns
Propagation De	elay	t ₄₊₃ _ t ₄₋₃₊	3 3	1.2 1.2	4.6 4.6	1.2 1.2	3.0 3.0	4.4 4.4	1.2 1.2	4.8 4.8	
Rise Time	(20 to 80%)	t3+	3	1.0	3.7	1.0	2.5	3.5	1.0	3.9	
Fall Time	(20 to 80%)	t3_	3	1.0	3.7	1.0	2.5	3.5	1.0	3.9	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8	4,5,6,7,9 10,11,12 13,14				8	1, 16
Input Current		linH	4	4				8	1, 16
		l _{inL}	4		4			8	1, 16
Output Voltage	Logic 1	Voн	3					8	1, 16
Output Voltage	Logic 0	VOL	3	4,5,6,7 9,12				8	1, 16
Threshold Voltage	Logic 1	Vона	3				4,5,6,7	8	1, 16
Threshold Voltage	Logic 0	Vola	3	9,12		4,5,6,7		8	1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₄₊₃₋ t ₄₋₃₊	3 3			4 4	3 3	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t3+	3			4	3	8	1, 16
Fall Time	(20 to 80%)	t3_	3			4	3	8	1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


Quad TTL to MECL Translator

The MC10124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MC10124 has TTL compatible inputs, and MECL complementary open—emitter outputs that allow use as an inverting/ non—inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.


Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10,000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the MC10115 or MC10116 differential line receivers. The MC10124 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communications systems.

- $P_D = 380 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 3.5 \text{ ns typ } (+ 1.5 \text{ Vdc in to } 50\% \text{ out})$
- t_r , $t_f = 2.5$ ns typ (20%–80%)



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10124L	CDIP-16	25 Units / Rail
MC10124P	PDIP-16	25 Units / Rail
MC10124FN	PLCC-20	46 Units / Rail

							Test Limits	6			
			Pin Under	-30)∘C		+25°C		+8	5°C	1
Characteristic		Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Negative Power Supp Drain Current	ly	ΙE	8		72			66		72	mAdc
Positive Power Supply	у	ICCH	9		16			16		18	mAdc
Drain Current		ICCL	9		25			25		25	mAdc
Reverse Current		I _R	6 7		200 50			200 50		200 50	μAdc
Forward Current		lF	6 7		-12.8 -3.2			-12.8 -3.2		-12.8 -3.2	mAdc
Input Breakdown Volta	age	BV _{in}	6 7	5.5 5.5		5.5 5.5			5.5 5.5		Vdc
Clamp Input Voltage		VI	6 7		−1.5 −1.5			-1.5 -1.5		-1.5 -1.5	Vdc
High Output Voltage		VOH	1 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Low Output Voltage		VOL	1 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
High Threshold Voltag	ge	VOHA	1 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Low Threshold Voltag	е	VOLA	1 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times Load)	(50Ω										ns
Propagation Delay (+3.5Vdc to 5	_{50%)} 1	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	1 1 1 1 3 3	1.5 1.0 1.5 1.0 1.5	6.8 6.0 6.8 6.0 6.8 6.0	1.0 1.0 1.0 1.0 1.0	3.5 3.5 3.5 3.5 3.5 3.5	6.0 6.0 6.0 6.0 6.0	1.0 1.5 1.0 1.5 1.0	6.0 6.8 6.0 6.8 6.0 6.8	
Rise Time (20 to	80%)	t ₁₊	1	1.0	4.2	1.1	2.5	3.9	1.1	4.3	
Fall Time (20 to	80%)	t ₁ _	1	1.0	4.2	1.1	2.5	3.9	1.1	4.3	

^{1.} See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

ELECTRICAL CHARACTERISTICS (continued)

				TEST VOL	TAGE VALU	ES (Volts)		
	@ Test Te	mperature	VIH	V _{ILmax}	V _{IHA} ,	V _{ILA} ,	٧F	1
		-30°C	+4.0	+0.40	+2.00	+1.10	+0.40	1
		+25°C	+4.0	+0.40	+1.80	+1.10	+0.40	1
		+85°C	+4.0	+0.40	+1.80	+0.90	+0.40	1
		Pin	TEST VO	DLTAGE API	PLIED TO PII	NS LISTED	BELOW	1
Characteristic	Symbol	Under Test	VIH	V _{ILmax}	V _{IHA} ,	V _{ILA} ,	VF	Gnd
Negative Power Supply Drain Current	ΙΕ	8						16
Positive Power Supply Drain	ІССН	9	5,6,7,10,11					16
Current	ICCL	9						5,6,7,10,11,16
Reverse Current	IR	6 7					5,7,10,11 6	16 16
Forward Current	IF	6 7	5,7,10,11 6				6 7	16 16
Input Breakdown Voltage	BVin	6 7						5,7,10,11,16 6,16
Clamp Input Voltage	VI	6 7						16 16
High Output Voltage	VOH	1 3	6,7	6,7				16 16
Low Output Voltage	V _{OL}	1 3	6,7	6,7				16 16
High Threshold Voltage	VOHA	1 3	6 6		7	7		16 16
Low Threshold Voltage	VOLA	1 3	6 6		7	7		16 16
Switching Times (50Ω Load)			+6.0 V	Pulse In	Pulse Out			+2.0 V
Propagation Delay (+3.5Vdc to 50%) ¹	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	1 1 1 1 3 3	7 7 6 6 6 6	6 6 7 7 7 7	1 1 1 1 3 3			16 16 16 16 16
Rise Time (20 to 80%)		1	6	7	1			16
Fall Time (20 to 80%)		1	6	7	1			16

^{1.} See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.


ELECTRICAL CHARACTERISTICS (continued)

			TEST VOI	TAGE VALU	JES (Volts)	(m	nA)	
	@ Test Te	mperature	٧ _R	VCC	VEE	lį	l _{in}	1
		–30°C	+2.40	+5.00	-5.2	-10	+1.0	1
		+25°C	+2.40	+5.00	-5.2	-10	+1.0	1
		+85°C	+2.40	+5.00	-5.2	-10	+1.0	1
		Pin	TEST V	OLTAGE AP	PLIED TO PI	NS LISTED	BELOW]
Characteristic	Symbol	Under Test	٧R	VCC	VEE	lı	lin	Gnd
Negative Power Supply Drain Current	ΙE	8		9	8			16
Positive Power Supply Drain	ICCH	9		9	8			16
Current	ICCL	9		9	8			5,6,7,10,11,16
Reverse Current	IR	6 7	6 7	9 9	8 8			16 16
Forward Current	ΙF	6 7		9 9	8 8			16 16
Input Breakdown Voltage	BV _{in}	6 7		9 9	8 8		6 7	5,7,10,11,16 6,16
Clamp Input Voltage	٧ _I	6 7		9 9	8 8	6 7		16 16
High Output Voltage	Vон	1 3		9 9	8 8			16 16
Low Output Voltage	VOL	1 3		9 9	8 8			16 16
High Threshold Voltage	Vона	1 3		9 9	8 8			16 16
Low Threshold Voltage	V _{OLA}	1 3		9 9	8 8			16 16
Switching Times (50Ω Load)				+7.0 V	-3.2 V			+2.0 V
Propagation Delay (+3.5Vdc to 50%) ¹	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	1 1 1 3 3		9 9 9 9 9	8 8 8 8 8			16 16 16 16 16 16
Rise Time (20 to 80%)	t ₁₊	1		9	8			16
Fall Time (20 to 80%)	t ₁ _	1		9	8			16

^{1.} See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT



NOTE: All power supply and logic levels are shown shifted 2 volts positive.

TP_{out} to output pin.


Quad MECL to TTL Translator

The MC10125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/ non-inverting translator or as a differential line receiver. The VBB reference voltage is available on pin 1 for use in single-ended input biasing. The outputs of the MC10125 go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, ± 5.0 Volts and ± 5.2 Volts. Propagation delay of the MC10125 is typically 4.5 ns. The MC10125 has fanout of 10 TTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or TTL out. This device has an input common mode noise rejection of ± 1.0 Volt.


An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL logic from the noisy TTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.

- $P_D = 380 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.5 \text{ ns typ } (50\% \text{ to} + 1.5 \text{ Vdc out})$
- t_r , $t_f = 2.5$ ns typ (1.0 V to 2.0 V)



 $^*V_{BB}$ to be used to supply bias to the MC10125 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA. When the input pin with the bubble goes positive, the output goes negative.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10125L	CDIP-16	25 Units / Rail
MC10125P	PDIP-16	25 Units / Rail
MC10125FN	PLCC-20	46 Units / Rail

					7	Test Limits	3			
		Pin Under	-30)°C		+25°C		+8	5°C	Unit
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	
Negative Power Supply Drain Current	ľΕ	8		-44			-40		-44	mAdc
Positive Power Supply	ICCH	9		52			52		52	mAdc
Drain Current	ICCL	9		39			39		39	mAdc
Input Current	_{linH} 1	2		180			115		115	μAdc
Input Leakage Current	ICBO	2		1.5			1.0		1.0	μAdc
High Output Voltage	Vон	4	2.5		2.5			2.5		Vdc
Low Output Voltage	VOL	4		0.5			0.5		0.5	Vdc
High Threshold Voltage	VOHA	4	2.5		2.5			2.5		Vdc
Low Threshold Voltage	VOLA	4		0.5			0.5		0.5	Vdc
Indeterminate Input	V _{OLS1}	4		0.5			0.5		0.5	Vdc
Protection Tests	V _{OLS2}	4		0.5			0.5		0.5	Vdc
Short Circuit Current	los	4	40	100	40		100	40	100	mAdc
Reference Voltage	V _{BB}	1	-1.420	-1.280	-1.350		-1.230	-1.295	-1.150	Vdc
Common Mode Rejection Tests	VOH	4 4	2.5 2.5		2.5 2.5			2.5 2.5		Vdc
	V _{OL}	4 4		0.5 0.5			0.5 0.5		0.5 0.5	Vdc
Switching Times (50 Ω Load)										ns
Propagation Delay (50% to +1.5Vdc)	^t 6+5- ^t 6-5+ ^t 2+4- ^t 2-4+	5 5 4 4	1.0 1.0 1.0 1.0	6.0 6.0 6.0 6.0	1.0 1.0 1.0 1.0	4.5 4.5 4.5 4.5	6.0 6.0 6.0 6.0	1.0 1.0 1.0 1.0	6.0 6.0 6.0 6.0	
Rise Time (+1.0V to 2.0V) Fall Time (+1.0V to 2.0V)	t ₄₊ t ₄₋	4 4		3.3 3.3			3.3 3.3		3.3 3.3	

Individually test each output, apply V_{IHmax} to pin under test.

ELECTRICAL CHARACTERISTICS (continued)

				TEST V	OLTAGE VA	ALUES (Volt	s)			
(Test Temp	perature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VIHH	VILH		
		-30°C	-0.890	-1.890	-1.205	-1.500	+0.110	-0.890		
		+25°C	-0.810	-1.850	-1.105	-1.475	+0.190	-0.850		
	+85°C		-0.700	-1.825	-1.035	-1.440	+0.300	-0.825		
		Pin	TEST	VOLTAGE A	APPLIED TO	PINS LIST	ED BELC)W		
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	V _{IHH}	VILH	Gnd	Output Condition
Negative Power Supply Drain Current	lΕ	8							16	
Positive Power Supply	ICCH	9	2,6,10,14						16	
Drain Current	ICCL	9		2,6,10,14					16	
Input Current	linH ¹	2	2,6,10,14						16	
Input Leakage Current	ICBO	2							16	
High Output Voltage	Vон	4		2,6,10,14					16	-2.0mA
Low Output Voltage	VOL	4	2,6,10,14						16	20mA
High Threshold Voltage	VOHA	4		6,10,14		2			16	-2.0mA
Low Threshold Voltage	VOLA	4	6,10,14		2				16	20mA
Indeterminate Input	V _{OLS1}	4							16	20mA
Protection Tests	V _{OLS2}	4							16	20mA
Short Circuit Current	los	4		2,6,10,14					4, 16	
Reference Voltage	V _{BB}	1		2,6,10,14						
Common Mode Rejection Tests	VOH	4 4					3	2	16 16	–2.0mA –2.0mA
	VOL	4 4					2	3	16 16	20mA 20mA
Switching Times (50 Ω Load)			Pulse In	Pulse Out	C _L (pF)					
Propagation Delay (50% to +1.5Vdc)	t ₆₊₅ t ₆₋₅₊ t ₂₊₄₋ t ₂₋₄₊	5 5 4 4	6 6 2 2	5 5 4 4	25 25 25 25 25				16 16 16 16	
Rise Time(+1.0V to 2.0V)	t ₄₊	4	2	4	25				16	
Fall Time (+1.0V to 2.0V)	t ₄ _	4	2	4	25				16	

Individually test each output, apply V_{IHmax} to pin under test.


ELECTRICAL CHARACTERISTICS (continued)

				TEST	VOLTAGE VA	LUES (Volts)		
0	Test Temp	erature	VIHH	VILH	V _{BB}	VCC	VEE	1	
		-30°C	-1.890	-2.890	From	+5.0	-5.2	1	
		+25°C	-1.810	-2.850	Pin	+5.0	-5.2	1	
		+85°C	-1.700	-2.825	1	+5.0	-5.2]	
		Pin	TEST	VOLTAG	E APPLIED TO	PINS LISTE	D BELOW]	
Characteristic	Symbol	Under Test	V _{IHH}	V _{ILH}	V _{BB}	v _{cc}	V _{EE}	Gnd	Output Condition
Negative Power Supply Drain Current	Ē	8			3,7,11,15	9	8	16	
Positive Power Supply	ICCH	9			3,7,11,15	9	8	16	
Drain Current	ICCL	9			3,7,11,15	9	8	16	
Input Current	l _{inH} 1	2			3,7,11,15	9	8	16	
Input Leakage Current	ICBO	2			3,7,11,15	9	2,6,8,10,14	16	
High Output Voltage	Vон	4			3,7,11,15	9	8	16	-2.0mA
Low Output Voltage	VOL	4			3,7,11,15	9	8	16	20mA
High Threshold Voltage	Vона	4			3,7,11,15	9	8	16	-2.0mA
Low Threshold Voltage	VOLA	4			3,7,11,15	9	8	16	20mA
Indeterminate Input Protection Tests	VOLS1	4				9	2,3,6,7,8, 10,11,14,15	16	20mA
	V _{OLS2}	4				9	8	16	20mA
Short Circuit Current	los	4			3,7,11,15	9	8	4, 16	
Reference Voltage	V _{BB}	1			3,7,11,15				
Common Mode Rejection Tests	Voн	4 4	3	2		9 9	8 8	16 16	–2.0mA –2.0mA
	V _{OL}	4 4	2	3		9 9	8 8	16 16	20mA 20mA
Switching Times (50Ω Load)									
Propagation Delay (50% to +1.5Vdc)	t ₆₊₅ - t ₆₋₅₊ t ₂₊₄₋ t ₂₋₄₊	5 5 4 4			3,7,11,15 3,7,11,15 3,7,11,15 3,7,11,15	9 9 9 9	8 8 8 8	16 16 16 16	
Rise Time (+1.0V to 2.0V)	t ₄₊	4			3,7,11,15	9	8	16	
Fall Time (+1.0V to 2.0V)	t ₄ _	4			3,7,11,15	9	8	16	

^{1.} Individually test each output, apply V_{IHmax} to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT



Quad Bus Receiver

The MC10129 data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10,000 logic levels.

The data inputs accept the bus levels, and storage elements are provided to yield temporary latch storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, and the reset input is disabled, the outputs will follow the D inputs. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to $V_{\rm CC}$ or Gnd. The clock, strobe, and reset inputs each have 50 k ohm pulldown resistors to $V_{\rm EE}$. They may be left floating, if not used.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to VEE. In this mode, the input threshold points of the D inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the D inputs. The outer input pins are unaffected by the mode of operation used.

The MC10129 is especially useful in interface applications for central processors, mini–computers, and peripheral equipment.

- $P_D = 750 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 10 \text{ ns typ}$
- V_{CC} Max = 7.0 Vdc




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location


WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10129L	CDIP-16	25 Units / Rail
MC10129P	PDIP-16	25 Units / Rail
MC10129FN	PLCC-20	46 Units / Rail



PIN ASSIGNMENT GND 16 Q3 2 15



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

D	С	STROBE	RESET	Q _{n + 1}
Х	Χ	L	Х	L
Х	Н	Х	Н	L
L	L	Н	Х	L
Х	Н	Н	L	Qn
Н	L	Н	X	Н

				Test Limits							
			Pin Under	-30	0∘C		+25°C		+85	5°C	1
Characterist	tic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Negative Power Suppl Current	y Drain	ΙΕ	8 8		167 189			152 172		167 189	mAdc
Positive Power Supply rent	Drain Cur-	Icc	9		8.0			8.0		8.0	mAdc
Input Current		l _{in} H	4 6 7 10 11 12 13		150 150 150 720 390 390 150			95 95 95 450 245 245 95		95 95 95 450 245 245 95	μAdc
		I _{CBO} (1.)	4 6 7 13		1.5 1.5 1.5	-1.0		-1.0 -1.0 -1.0		1.0 1.0 1.0	μAdc
		l _{inL}	10 11 12	0.5 0.5 0.5		0.5 0.5 0.5			0.3 0.3 0.3		μAdc
Output Voltage	Logic 1	VOH	2 3 2 3	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc
Output Voltage	Logic 0	V _{OL}	2 3 2 3	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc
Threshold Voltage	Logic 1	VOHA	2 (2.) 2 2 2 2 (3.) 2 (4.)	-1.080 -1.080 -1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage	Logic 0	VOLA	2 (2.) 2 (2.) 2 (2.) 2 (3.) 2 (4.)		-1.655 -1.655 -1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595 -1.595 -1.595	Vdc
Switching Times Propagation Delay											ns
Data Input		^t 7+14+ ^t 7–14–	14 14	3.7 3.7	15 15	3.7 3.7	10 10	15 15	3.7 3.7	30 40	
Clock Input		t ₁₁ -14+ t ₁₁ -14-	14 14	2.7 2.7	11 11	2.7 2.7	5.0 5.0	9.0 9.0	2.7 2.7	11 11	
Strobe Input		^t 12+14+ ^t 12-14-	14 14	1.6 1.6	8.0 8.0	1.6 1.6	4.0 4.0	7.0 7.0	1.6 1.6	8.0 8.0	
Reset Input		t ₁₀₊₁₄	14	2.0	8.0	2.0	5.0	6.5	2.0	8.0	
Hysteresis Mode		t7+14+ t7-14-	14 14	6.6 3.7	30 17	6.7 3.7	18 10	25 15	6.6 3.7	30 40	
Setup Time		t _{setup}	14	30		2.7	15		30		
Hold Time		t _{hold}	14	0		-2.0	15		-2.0		
Rise Time		t+	14	1.5	5.0	1.5	2.0	4.3	1.5	5.0	
Fall Time		t–	14	1.5	5.0	1.5	2.0	4.3	1.5	5.0	

- Pin 5 to V_{EE}, V_{IL} to Data input one at a time.
 Output latched to logic high state prior to test. V_{IHA}", V_{ILA}" are standard logic 1 and logic 0 MTTL threshold voltages. V_{IHA}", V_{ILA}" and V_{ILA}" are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 301.
 Input level on data input taken from +0.4V up to voltage level given.
- 4. Input level on data input taken from +4.0V down to voltage level given.
 5. Operation and limits shown also apply for V_{CC} = +6.0V.




Figure 1. Hysteresis Mode Threshold Voltage

					TES	T VOLTAGE	VALUES (\	/olts)			
			МЕ	CL 10,000 I	NPUT LEVE	LS		TTL INPUT	LEVELS (6.)		1
	@ Test T	emperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{IH}	V _{IL}	V _{IHA} ′	V _{ILA}]
		−30°C	-0.890	-1.890	-1.155	-1.500	3.000	0.400	2.000	0.800]
		+25°C	-0.810	-1.850	-1.105	-1.475	3.000	0.400	2.000	0.800	
		+85°C	-0.700	-1.825	-1.035	-1.440	3.000	0.400	2.000	0.800	
		Pin Under		TE	ST VOLTAG	E APPLIED	TO PINS L	STED BELO	ow		
Characteristic	Symbol	Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{IH}	V _{IL}	V _{IHA′}	V _{ILA} ′	Gnd
Negative Power Sup- ply Drain Current	ΙE	8 8	11 11	12 12							1,5,16 1,16
Positive Power Sup- ply Drain Current	Icc	9						4,6,7,13			1,16
Input Current	l _{inH}	4 6 7 10 11 12 13	10,11 11 12				4 6 7				1,16 1,16 1,16 1,16 1,16 1,16 1,16
	I _{CBO} (1.)	4 6 7 13						4 6 7 13			1,16 1,16 1,16 1,16
	l _{inL}	10 11 12		10 11 12							1,16 1,16 1,16
Output Voltage Logic 1	VOH	2 3 2 3	12 12 12 12	10,11 10,11 10,11 10,11			4 6 4 6				1,16 1,16 1,5,16 1,5,16
Output Voltage Logic 0	VOL	2 3 2 3	12 12 12 12	10,11 10,11 10,11 10,11				4 6 4 6			1,16 1,16 1,5,16 1,5,16
Threshold Voltage Logic 1	VOHA	2 (2.) 2 2 2 2 (3.) 2 (4.)	11,12 10,12 12 12 12 12	10,11 10,11 10,11 10,11	12	10 11	4 4 4		4		1,16 1,16 1,16 1,16 1,5,16 1,5,16
Threshold Voltage Logic 0	VOLA	2 (2.) 2 (2.) 2 (2.) 2 (3.) 2 (4.)	11,12 10,12 12 12 12	10,11 10,11 10,11 10,11	10 11	12	4 4 4			4	1,16 1,16 1,16 1,16 1,5,16 1,5,16
Switching Times Propagation Delay			+1.11V	+0.31V	Pulse In	Pulse Out	+5.0V	+2.40V	Fig	ure	+2.0V
Data Input	^t 7+14+	14	12	10,11	7	14			Figu		1,16
Clock Input	^t 7–14– ^t 11–14+	14 14	12 12	10,11 10	7 7,11	14 14			Figu Figu	re 6	1,16 1,16
Strobe Input	t ₁₁₋₁₄₋	14 14	12	10 10,11	7,11 12	14 14	7		Figu Figu		1,16 1,16
Grobe input	^t 12+14+ ^t 12–14–	14		10,11	12	14	7		Figu		1,16
Reset Input	t ₁₀₊₁₄	14	12	40.44	10,11	14	7	7	Figu		1,16
mysteresis Mode	^t 7+14+ ^t 7–14–	14 14	12 12	10,11 10,11	7 7	14 14			Figu Figu		1,5,16 1,5,16
Setup Time	t _{setup}	14	12	10	7,11	14			Figu		1,16
Hold Time	^t hold	14	12	10		14					1,16
						l			ľ		1,16 1,16
Hysteresis Mode Setup Time	^t 7+14+ ^t 7-14- ^t setup	14 14 14	12 12 12	10	7 7	14 14 14	7	7	Figu Figu	re 3 re 3 re 7 re 7 re 3	1,5 1,5 1, 1,

Pin 5 to V_{EE}, V_{IL} to Data input one at a time.
 Output latched to logic high state prior to test. V_{IHA}, V_{ILA} are standard logic 1 and logic 0 MTTL threshold voltages. V_{IHA}, V_{ILA}, are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 301.
 Input level on data input taken from +0.4V up to voltage level given.
 Input level on data input taken from +4.0V down to voltage level given.
 Operation and limits shown also apply for Voo = ±6.0V
 When testing choose either TTL or IBM input levels.

^{5.} Operation and limits shown also apply for $V_{CC} = +6.0V$.

^{6.} When testing, choose either TTL or IBM input levels.


						TEST	VOLTAGI	E VALUE	S (Volts)				
			IB	M INPUT	LEVELS (6.)	ŀ	IYSTERE	SIS MODI	E			
	@ Test T	emperature	V _{IH}	٧ _{IL}	V _{IHA} ′	V _{ILA} ′	V _{IHA} "	V _{ILA} "	V _{IHA} ‴	V _{ILA} ‴	V _{CC} (5.)	٧ _{EE}	
		–30°C	3.11	0.150			2.90	2.00	2.20	1.30	+5.0	-5.2	
		+25°C	3.11	0.150	1.700	0.70	2.60	1.70	1.90	1.00	+5.0	− 5.2	
		+85°C	3.11	0.150			2.30	1.40	1.60	0.70	+5.0	− 5.2	l
		Pin Under			TEST \	OLTAGE	APPLIE	TO PINS	LISTED	BELOW			
Characteristic	Symbol	Test	V _{IH}	v_{IL}	V _{IHA} ′	V _{ILA} ′	V _{IHA} "	V _{ILA} "	V _{IHA} ‴	V _{ILA} ‴	V _{CC} (5.)	٧ _{EE}	Gnd
Negative Power Sup- ply Drain Current	lΕ	8 8									9 9	8 5,8	1,5,16 1,16
Positive Power Sup- ply Drain Current	Icc	9		4,6, 7,13							9 9	5,8 5,8	1,16 1,16
Input Current	^I inH	4 6 7 10 11 12 13	4 6 7								9 9 9 9 9 9 9	8 8 8 8 8 8	1,16 1,16 1,16 1,16 1,16 1,16 1,16
	I _{CBO} (1.)	4 6 7 13		4 6 7 13							9 9 9	8 8 8	1,16 1,16 1,16 1,16
	linL	10 11 12									9 9 9	8 8 8	1,16 1,16 1,16
Output Voltage Logic 1	VOH	2 3 2 3	4 6 4 6								9 9 9 9	5,8 5,8 8 8	1,16 1,16 1,5,16 1,5,16
Output Voltage Logic 0	VOL	2 3 2 3		4 6 4 6							9 9 9 9	5,8 5,8 8 8	1,16 1,16 1,5,16 1,5,16
Threshold Voltage Logic 1	VOHA	2 (2.) 2 2 2 2 (3.) 2 (4.)	4 4 4		4		4		4		9 9 9 9 9	5,8 5,8 5,8 5,8 5,8 8	1,16 1,16 1,16 1,16 1,5,16 1,5,16
Threshold Voltage Logic 0	VOLA	2 (2.) 2 (2.) 2 (3.) 2 (4.)	4 4 4			4		4		4	9 9 9 9 9	5,8 5,8 5,8 5,8 8	1,16 1,16 1,16 1,16 1,5,16 1,5,16
Switching Times Propagation Delay			+5.0V	+2.40V	Fig	ure					+7.0V	-3.2V	+2.0V
Data Input	^t 7+14+	14 14			Figu	ire 3 ire 3					9 9	5,8 5,8	1,16 1,16
Clock Input	^t 7–14– ^t 11–14+	14			Figu	ire 6					9	5,8	1,16
Strobe Input	t ₁₁₋₁₄₋	14 14	7		Figu Figu	ire 6					9 9	5,8 5,8	1,16 1,16
·	^t 12+14+ ^t 12–14–	14	7		Figu	ire 4					9	5,8	1,16
Reset Input Hysteresis Mode	^t 10+14-	14 14	7		Figu Figu						9 9	5,8 8	1,16 1,5,16
i iysteresis iviode	^t 7+14+ ^t 7–14–	14 14			Figu						9	8	1,5,16 1,5,16
Setup Time	^t setup	14			Figu						9	5,8	1,16
Hold Time Rise Time	^t hold t+	14 14			Figu Figu						9 9	5,8 5,8	1,16 1,16
			1	I	1 190		ı	1	ı	ı	ı "	0,0	1,10

Pin 5 to V_{EE}, V_{IL} to Data input one at a time.
 Output latched to logic high state prior to test. V_{IHA}', V_{ILA}' are standard logic 1 and logic 0 MTTL threshold voltages. V_{IHA}'', V_{ILA}'' and V_{ILA}'' are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 301.
 Input level on data input taken from +0.4V up to voltage level given.
 Input level on data input taken from +4.0V down to voltage level given.
 Operation and limits shown also apply for Voo = ±6.0V
 When testing choose either TTL or IBM input levels.

^{5.} Operation and limits shown also apply for $V_{CC} = +6.0V$.

^{6.} When testing, choose either TTL or IBM input levels.

Figure 2. SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



NOTE: All power supplies and logic levels are shifted 2 volts positive.

Figure 3 – DATA to OUTPUT (Clock and Reset are low, Strobe is high)




Figure 4 – STROBE to OUTPUT (Data is high, Clock and Reset are low)





Figure 6 – CLOCK to OUTPUT (Reset is low, Strobe is high)

Figure 5 – RESET to OUTPUT (Data and Strobe are high)







Figure 7 - TSET UP AND THOLD WAVEFORMS




Dual Type D Master-Slave Flip-Flop

The MC10131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (CC) and $\overline{\text{Clock}}$ Enable (CE) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.


- $P_D = 235 \text{ mW typ/pkg (No Load)}$
- $F_{Tog} = 160 \text{ MHz typ}$
- $t_{pd} = 3.0 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%–80%)

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

LOGIC DIAGRAM





ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 **L SUFFIX CASE 620**





PDIP-16 **P SUFFIX CASE 648**





PLCC-20 **FN SUFFIX CASE 775**



= Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

CLOCKED TRUTH TABLE

С	D	Q _{n+1}
L	Х	Qn
Н	L	L
Н	Н	Н

C = CE + CC. A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

R	S	Q _{n+1}
L	L	Qn
L	Н	Н
Н	L	L
Н	Н	N.D.

N.D. = Not Defined

Device	Package	Shipping				
MC10131L	CDIP-16	25 Units / Rail				
MC10131P	PDIP-16	25 Units / Rail				
MC10131FN	PLCC-20	46 Units / Rail				

			Test Limits							
		Pin Under	-30)°C		+25°C		+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		62		45	56		62	mAdc
Input Current	^l inH	4 5 6 7 9		525 525 350 390 425			330 330 220 245 265		330 330 220 245 265	μAdc
	l _{inL}	4, 5* 6, 7, 9*	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	Vон	2 2†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 3†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 2†	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 3†		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load) Clock Input										ns
Propagation Delay	t9+2- t9+2+ t6+2+ t6+2-	2 2 2 2	1.7 1.7 1.7 1.7	4.6 4.6 4.6 4.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	4.5 4.5 4.5 4.5	1.8 1.8 1.8 1.8	5.0 5.0 5.0 5.0	
Rise Time (20 to 80%)	t ₂₊	2	1.0	4.6	1.1	2.5	4.5	1.1	4.9	
Fall Time (20 to 80%)	t ₂₋	2	1.0	4.6	1.1	2.5	4.5	1.1	4.9	
Set Input Propagation Delay	t5+2+ t12+15+ t5+3- t12+14-	2 15 3 14	1.7 1.7 1.7 1.7	4.4 4.4 4.4 4.4	1.8 1.8 1.8 1.8	2.8 2.8 2.8 2.8	4.3 4.3 4.3 4.3	1.8 1.8 1.8 1.8	4.8 4.8 4.8 4.8	ns
Reset Input										ns
Propagation Delay	^t 4+2– ^t 13+15– ^t 4+3– ^t 13+14+	2 15 3 14	1.7 1.7 1.7 1.7	4.4 4.4 4.4 4.4	1.8 1.8 1.8 1.8	2.8 2.8 2.8 2.8	4.3 4.3 4.3 4.3	1.8 1.8 1.8 1.8	4.8 4.8 4.8 4.8	
Setup Time	t _{setup}	7	2.5		2.5			2.5		ns
Hold Time	thold	7	1.5		1.5			1.5		ns
Toggle Frequency (Max)	f _{tog}	2	125		125	160		125		MHz

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the $\overline{C}_{\mathsf{E}}$ Input (Pin 6) V_{ILmin}

ELECTRICAL CHARACTERISTICS (continued)

	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
		-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
	_	+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin	TEST V	OLTAGE A	PPLIED TO I	PINS LISTED E	BELOW] ,, ,
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Current	ΙE	8					8	1, 16
Input Current	linH	4 5 6 7 9	4 5 6 7 9				8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
	linL	4, 5* 6, 7, 9*		*			8 8	1, 16 1, 16
Output Voltage Logic	1 V _{OH}	2 2†	5 7				8 8	1, 16 1, 16
Output Voltage Logic	0 V _{OL}	2 3†	5 7				8 8	1, 16 1, 16
Threshold Voltage Logic	1 V _{OHA}	2 2†			5 7	9	8 8	1, 16 1, 16
Threshold Voltage Logic	0 V _{OLA}	2 3†			5 7	9	8 8	1, 16 1, 16
Switching Times (50 Ω Load Clock Input	1)		+1.11Vdc		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Dela	t9+2- t9+2+ t6+2+ t6+2-	2 2 2 2	7 7		9 9 6 6	2 2 2 2	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time (20 to 80%	b) t ₂₊	2	7		9	2	8	1, 16
Fall Time (20 to 80%	b) t ₂ _	2			9	2	8	1, 16
Set Input								
Propagation Dela	y t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋	2 15 3 14	6 9		5 12 5 12	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Reset Input								
Propagation Dela	y t ₄₊₂ - t ₁₃₊₁₅ - t ₄₊₃ - t ₁₃₊₁₄₊	2 15 3 14	6 9		4 13 4 13	2 15 3 14	8 8 8	1, 16 1, 16 1, 16 1, 16
Setup Time	tsetup	7			6, 7	2	8	1, 16
Hold Time	thold	7			6, 7	2	8	1, 16

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

[†] Output level to be measured after a clock pulse has been applied to the \overline{C}_E Input (Pin 6) V_{ILmin}


Quad Latch

The MC10133 is a high speed, low power, quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on the negative going transition of the clock.


The outputs are gated when the output enable (\overline{G}) is low. All four latches may be clocked at one time with the common clock (C_C) , or each half may be clocked separately with its clock enable (\overline{CE}) .

- PD=310 mW typ/pkg (No Load)
- t_{pd} = 4.0 ns typ
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

	TRUTH TABLE										
G	С	D	Q _{n+1}								
Н	Х	Х	L								
L	L	X	Qn								
L	Н	L	L								
L	Н	Н	Н								

 $C = C_C = CE$

Device	Package	Shipping				
MC10133L	CDIP-16	25 Units / Rail				
MC10133P	PDIP-16	25 Units / Rail				
MC10133FN	PLCC-20	46 Units / Rail				

		Test Limits								
		Pin Under	-30	0°C		+25°C		+8	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		82			75		82	mAdc
Input Current	l _{inH}	3 4 5 13		390 425 560 560			245 265 350 350		245 265 350 350	μAdc
	l _{inL}	3	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 2 2	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 2 2† 2‡ 2; 2; 2	-1.080 -1.080 -1.080 -1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 2 2 2† 2‡ 2‡		-1.655 -1.655 -1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay	t3+2+ t4+2+ t5-2+ tsetup thold	2 2 2 3 3	1.0 1.0 1.0 2.5 1.5	5.6 5.4 3.2	1.0 1.0 1.0 2.5 1.5	4.0 4.0 2.0 0.7 0.7	5.4 5.4 3.1	1.1 1.2 1.0 2.5 1.5	5.9 6.0 3.4	
Rise Time (20 to 80%)	t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	
Fall Time (20 to 80%)	t ₂ _	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	

[†] Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) VILmin

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

ELECTRICAL CHARACTERISTICS (continued)

				TEST V	OLTAGE VAI	_UES (Volts)		
	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	1
–30°C			-0.890	-1.890	-1.205	-1.500	-5.2]
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin	TEST \	/OLTAGE A	PPLIED TO	PINS LISTED I	BELOW] ,, ,
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Current	ΙE	8		13			8	1, 16
Input Current	linH	3 4 5 13	3 4 5 13				8 8 8 8	1, 16 1, 16 1, 16 1, 16
	linL	3		3			8	1, 16
Output Voltage Logic 1	VOH	2 2	3, 4 3, 13				8 8	1, 16 1, 16
Output Voltage Logic 0	V _{OL}	2 2 2	13 3, 5, 13 4	3			8 8 8	1, 16 1, 16 1, 16
Threshold Voltage Logic 1	VOHA	2 2 2 2† 2‡ 2‡ 2 2	3, 4 4 3, 4 3		3 4 13	5	8 8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Threshold Voltage Logic 0	VOLA	2 2 2 2† 2‡ 2‡	3, 4 4 4 3 3		5	3	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Switching Times (50Ω Load)			+1.11V		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay	t3+2+ t4+2+ t5-2+ tsetup thold	2 2 2 3 3	4 3*		3 4 5 3 3	2 2 2 2 2	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time (20 to 80%)	t ₂₊	2	4		3	2	8	1, 16
Fall Time (20 to 80%)	t ₂ _	2	4		3	2	8	1, 16

[†] Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) VILmin

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

Dual Multiplexer With Latch


The MC10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (C_C) .

The data select inputs determine which data input is enabled. A high (H) level on the A0 input enables data input D12 and a low (L) level on the A0 input enables data input D11. A high (H) level on the A1 input enables data input D22 and a low (L) level on the A1 input enables data input D21.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

- $P_D = 225 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 3.0 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM $V_{CC1} = PIN 1$ V_{CC2} = PIN 16 V_{FF} = PIN 8 A1 11 D11 2 Q1 D12 CEO 10 Q1 3 15 Q2 CE₁ 9 D21 13 14 Q2 D22 12 **DIP PIN ASSIGNMENT**



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10134L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

TRUTH TABLE

С	A0	D11	D12	Q _{n+1}
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	Х	Н	Н
Н	X	Х	Х	Qn

 $C = \overline{C}_E + C_C$

Device	Package	Shipping		
MC10134L	CDIP-16	25 Units / Rail		
MC10134P	PDIP-16	25 Units / Rail		
MC10134FN	PLCC-20	46 Units / Rail		

			L		Test Limits						
			Pin Under	−30°C		+25°C			+85°C		
Character	istic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Dra	ain Current	ΙΕ	8		60			55		60	mAdc
Input Current		linH	4 5 6 7 10		460 460 425 460 425			290 290 265 290 265		290 290 265 290 265	μAdc
		l _{inL}	4*	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	VOH	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	Logic 0	VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage	e Logic 1	Vона	2 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage	e Logic 0	Vola	2 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times	(50Ω Load)										ns
Propagation Dela	y Data Clock Select	t ₄₊₂₊ t ₁₀₋₂₊ t ₆₊₂₊	2 2 2	1.0 1.0 1.0	3.5 6.0 4.8	1.0 1.0 1.0		3.3 5.7 4.6	1.0 1.0 1.0	3.6 6.3 5.0	
Setup Time	Data Select	^t setup ^t setup	2 2	2.5 3.5		2.5 3.5			2.5 3.5		
Hold Time	Data Select	^t hold ^t hold	2 2	1.5 1.0		1.5 1.0			1.5 1.0		
Rise Time	(20 to 80%)	t ₂₊	2	1.5	3.7	1.5		3.5	1.5	3.8	
Fall Time	(20 to 80%)	t ₂ _	2	1.5	3.7	1.5		3.5	1.5	3.8	

^{*} All other inputs tested in the same manner.

ELECTRICAL CHARACTERISTICS (continued)

		<u> </u>			TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		linH	4 5 6 7 10	4 5 6 7 10				8 8 8	1, 16 1, 16 1, 16
		l _{inL}	4*		4			8	1, 16
Output Voltage	Logic 1	Vон	2 2	4 5,6	6,7,10 7,10			8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 2	6	4,6,7,10 5,7,10			8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 2	6	6,7,10 7,10	4 5		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 2	6	6,7,10 7,10		4 5	8 8	1, 16 1, 16
Switching Times	(50 Ω Load)			+1.11 V	+0.31 V	Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay	Data Clock Select	t ₄₊₂₊ t ₁₀₋₂₊ t ₆₊₂₊	2 2 2	4 5	6,7,10 7 7,10	4 10 6	2 2 2	8 8 8	1, 16 1, 16 1, 16
Setup Time	Data Select	^t setup ^t setup	2 2	5	6,7 7,11	4,10 6,10	2 2	8 8	1, 16 1, 16
Hold Time	Data Select	^t hold ^t hold	2 2	5	6,7 7,11	4,10 6,10	2 2	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2		6,7,10	4	2	8	1, 16
Fall Time	(20 to 80%)	t ₂ _	2		6,7,10	4	2	8	1, 16

^{*} All other inputs tested in the same manner.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual J-K Master-Slave Flip-Flop

The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchro– nous set (S) and reset (R) are provided. The set and reset inputs override the clock.

A common clock is provided with separate $\overline{J}-\overline{K}$ inputs. When the clock is static, the $\overline{J}-\overline{K}$ inputs do not effect the output.

The output states of the flip–flop change on the positive transition of the clock.

- $P_D = 280 \text{ mW typ/pkg (No Load)}$
- $f_{Tog} = 140 \text{ MHz typ}$
- $t_{pd} = 3.0 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%–80%)

DIP PIN ASSIGNMENT V_{CC1} V_{CC2} 16 Q1 Q2 15 Q1 Q2 14 R1 R2 13 S1 S2 5 12 K2 <u>K1</u> 11 J1 J2 10 VEE

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

CLOCK J-K TRUTH TABLE*

V_{EE} = PIN 8

R	S	Q _{n+1}
нгг	НГН	Q _n H L N.D.

R-S TRUTH TABLE

N.D. = Not Defined

*Output states change on positive transition of clock for J–K input condition present.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10135L	CDIP-16	25 Units / Rail
MC10135P	PDIP-16	25 Units / Rail
MC10135FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					7	est Limit	s			
		Pin Under	-30)∘C		+25°C		+85	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		75		54	68		75	mAdc
Input Current	linH	6,7,9,10,11 4,5,12,13		425 620			265 390		265 390	μAdc
	linL	4,5,6,7,9, 10,11,12,13	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	Vон	2 2 (3.)	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	3 3 (3.)	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 2 (4.)	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	3 3 (4.)		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50 Ω Load) Clock Input										ns
Propagation Delay	t9+2+ t9+2-	2 2	1.8 1.8	5.0 5.0	1.8 1.8	3.0 3.0	4.5 4.5	1.8 1.8	4.6 4.6	
Rise Time (20 to 80%)	t ₂₊ , t ₃₊	2, 3	1.1	4.8	1.1	2.0	4.5	1.1	4.7	
Fall Time (20 to 80%)	t ₂₋ , t ₃₋	2, 3	1.1	4.8	1.1	2.0	4.5	1.1	4.7	
Set Input										ns
Propagation Delay	t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋	2 15 3 14	1.8 1.8 1.8 1.8	5.6 5.6 5.6 5.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	5.0 5.0 5.0 5.0	1.8	5.2 5.2 5.2 5.2	
Reset Input										ns
Propagation Delay	t ₄₊₂ - t ₄₊₃ - t ₁₃₊₁₅ - t ₁₃₊₁₄₊	2 3 15 14	1.8 1.8 1.8 1.8	5.6 5.6 5.6 5.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	5.0 5.0 5.0 5.0	1.8 1.8 1.8 1.8	5.2 5.2 5.2 5.2	
Setup Time	t _{setup}	7	2.5		2.5	1.0		2.5		ns
Hold Time	^t hold	7	1.5		1.5	1.0		2.5		ns
Toggle Frequency (Max)	f _{tog}	2	125		125	140		125		MHz

 $v_{\text{IHmax}} \\$ 3. Output level to be measured after a clock pulse has been applied to the $\overline{\text{C}}_{\text{E}}$ Input (Pin 6) V_{ILmin} $v_{\text{IHAmax}} \\$ 4. Output level to be measured after a clock pulse has been applied to the $\overline{\rm C}_{\mbox{\footnotesize E}}$ Input (Pin 6) v_{ILAmin}

Individually test each input; apply V_{IHmax} to pin under test.
 Individually test each input; apply V_{ILmin} to pin under test.

ELECTRICAL CHARACTERISTICS (continued)

	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE				
	-0.890	-1.890	-1.205	-1.500	− 5.2				
			+25°C	-0.810	-1.850	-1.105	-1.475	− 5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin Under	TEST V	OLTAGE A	PPLIED TO I	PINS LISTED E	BELOW	(VCC)
Characteristi	ic	Symbol	Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	Gnd
Power Supply Drain C	urrent	ΙΕ	8					8	1, 16
Input Current		l _{inH}	6,7,9,10,11 4,5,12,13	Note 1. Note 1.				8 8	1, 16 1, 16
		l _{inL}	4,5,6,7,9, 10,11,12,13		Note 2. Note 2.			8 8	1, 16 1, 16
Output Voltage	Logic 1	Vон	2 2 (3.)	5 6				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	3 3 (3.)	5 6				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 2 (4.)	6		5		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	3 3 (4.)	6		5		8 8	1, 16 1, 16
Switching Times (Clock Input	50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propaga	ation Delay	t9+2+ t9+2-	2 2			9 9	2 2	8 8	1, 16 1, 16
Rise Time (2	20 to 80%)	t ₂₊ , t ₃₊	2, 3			9	2, 3	8	1, 16
Fall Time (2	20 to 80%)	t ₂₋ , t ₃₋	2, 3			9	2, 3	8	1, 16
Set Input									
Propaga	ation Delay	t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋	2 15 3 14			5 12 5 12	2 15 3 14	8 8 8	1, 16 1, 16 1, 16 1, 16
Reset Input									
Propaga	ation Delay	t ₄₊₂ - t ₄₊₃ - t ₁₃₊₁₅ - t ₁₃₊₁₄₊	2 3 15 14			4 4 13 13	2 3 15 14	8 8 8	1, 16 1, 16 1, 16 1, 16
Setup Time		^t setup	7			6, 9	2	8	1, 16
Hold Time		^t hold	7			6, 9	2	8	1, 16
Toggle Frequency (Ma	ıx)	f _{tog}	2			9	2	8	1, 16
. Individually test each	n input: appl		pin under test						

1.	Individually test each input; apply VIHmax to pin under test.
2.	Individually test each input; apply V _{ILmin} to pin under test.

3.	Output level to be measured after a clock pulse has been applied to the $\overline{\text{C}}_{\text{E}}$ Input (Pin 6)	VIHm	nax
		$ v_{\text{ILm}}$	nin
1	Output level to be measured after a clock pulse has been applied to the \overline{C} - Input (Din 6)	Mary VIHA	Amax

4. Output level to be measured after a clock pulse has been applied to the \overline{C}_{E} Input (Pin 6)

 V_{ILAmin} Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the

same manner.

Universal Hexadecimal Counter


The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature makes the MC10136 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count, or when the counter is being preset.

This device is not designed for use with gated clocks. Control is via S1 and S2.

- $P_D = 625 \text{ mW typ/pkg (No Load)}$
- $f_{count} = 150 \text{ MHz typ}$
- $t_{pd} = 3.3 \text{ ns typ (C-Q)}$
- 7.0 ns typ (C-C_{out})
- 5.0 ns typ ($\overline{C_{in}}$ - C_{out})

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page

FUNCTION TABLE

Cin	S1	S2	Operating Mode
Х	L	L	Preset (Program)
L	L	Н	Increment (Count Up)
Н	L	Н	Hold Count
L	Н	L	Decrement (Count Down)
Н	Н	L	Hold Count
Х	Н	Н	Hold (Stop Count)




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping				
MC10136L	CDIP-16	25 Units / Rail				
MC10136P	PDIP-16	25 Units / Rail				
MC10136FN	PLCC-20	46 Units / Rail				

LOGIC DIAGRAM



NOTE: Flip-flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

INPUTS							OUTPUTS					
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q0	Q1	Q2	Q3	Carry Out
L	L	L	L	Н	Н	Х	Н	L	L	Н	Н	L
L	Н	Χ	Χ	Χ	Χ	L	Н	Н	L	Н	Н	Н
L	Н	Χ	Χ	Х	Χ	L	Н	L	Н	Н	Н	Н
L	Н	Х	Х	Х	Х	L	Н	Н	Н	Н	Н	L
L	Н	Χ	Χ	Χ	Χ	Н	L	Н	Н	Н	Н	Н
L	Н	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н
Н	Н	Χ	Χ	Х	Χ	Χ	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Х	Н	Н	Н	L	L	L
Н	L	Χ	Х	Х	Χ	L	Н	L	Н	L	L	Н
Н	L	Χ	Χ	Χ	Χ	L	Н	Н	L	L	L	Н
Н	L	Χ	Χ	Х	Χ	L	Н	L	L	L	L	L
Н	L	Х	Х	Х	Х	L	Н	Н	Н	Н	Н	Н

 ^{*} Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
 ** A clock H is defined as a clock input transition from a low to a high logic level.

		Pin Under	Test Limits							
			−30°C			+25°C		+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		138		100	125		138	mAdc
Input Current	l _{inH}	5,6,11,12 7 9,10 13		350 425 390 460			220 265 245 290		220 265 245 290	μAdc
	linL	All	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Voн	14 (2.)	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	V _{OL}	14 (2.)	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic 1	Vона	14 (2.)	-1.080		-0.980			-0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	14 (2.)		-1.655			-1.630		-1.595	Vdc
Switching Times (50Ω Load) Propagation Delay Clock Input	t13+14+ t13+14- t13+4+ t13+4-	14 14 4 4	0.8 0.8 2.0 2.0	4.8 4.8 10.9 10.9	1.0 1.0 2.5 2.5	3.3 3.3 7.0 7.0	4.5 4.5 10.5 10.5	1.4 1.4 2.4 2.4	5.0 5.0 11.5 11.5	ns
Carry In to Carry Out	t ₁₀₋₄₋ t ₁₀₊₄₊	4 (3.) 4	1.6 1.6	7.4 7.4	1.6 1.6	5.0 5.0	6.9 6.9	1.9 1.9	7.5 7.5	
Setup Time Data Inputs	^t 12+13+ ^t 12–13+	14 14	3.5 3.5		3.5 3.5			3.5 3.5		
Select Inputs	t9+13+ t7+13+	14 14	6.0 6.0		6.0 6.0			6.0 6.0		
Carry In Input	t ₁₀ –13+ t ₁₀₊₁₃₊	14 14	2.5 1.5		2.5 1.5			3.0 1.5		
Hold Time Data Inputs	t ₁₃₊₁₂₊ t ₁₃₊₁₂₋	14 14	0 0		0 0			0 0		
Select Inputs	t ₁₃₊₉₊ t ₁₃₊₇₊	14 14	-1.0 -1.0		-1.0 -1.0			-1.0 -1.0		
Carry In Input	^t 13+10- ^t 13+10+	14 14	0 0		0 0			0 0		
Counting Frequency	f _{countup} f _{countdown}	14 14	125 125		125 125	150 150		125 125		MHz
Rise Time (20 to 80%)	t ₄₊ t ₁₄₊	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	ns
Fall Time (20 to 80%)	t ₄ _ t ₁₄ _	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	

Individually test each input; apply V_{ILmin} to pin under test.

[─] VIH appears at clock input (Pin 13). 2. Measure output after clock pulse V_{IL}-

Before test set all Q outputs to a logic high.
 To preserve reliable performance, the MC10136 (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500lfpm blown air or equivalent heat sinking is provided.

ELECTRICAL CHARACTERISTICS (continued)

@ Test Temperat			mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE		
		–30°C	-0.890	-1.890	-1.205	-1.500	-5.2			
	+25°C		-0.810	-1.850	-1.105	-1.475	-5.2			
		+85°C		-1.825	-1.035	-1.440	-5.2	1		
			Pin	TEST V	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)	
Power Supply Drain	Current	ΙΕ	8					8	1, 16	
Input Current		linH	5,6,11,12	5,6,11,12				8	1, 16	
			7 9,10	7 9,10				8 8	1, 16 1, 16	
			13	13				8	1, 16	
		l _{inL}	All		Note 1.			8	1, 16	
Output Voltage	Logic 1	Voн	14 (2.)	12	7, 9			8	1, 16	
Output Voltage	Logic 0	VOL	14 (2.)		7, 9			8	1, 16	
Threshold Voltage	Logic 1	VOHA	14 (2.)		7, 9	12		8	1, 16	
Threshold Voltage	Logic 0	VOLA	14 (2.)		7, 9		12	8	1, 16	
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	–3.2 V	+2.0 V	
Propagation Delay	Clock Input	^t 13+14+	14	12		13	14	8	1, 16	
		t13+14-	14 4	7		13 13	14 4	8 8	1, 16 1, 16	
		^t 13+4+ ^t 13+4-	4	7		13	4	8	1, 16	
Carry I	n to Carry Out	t ₁₀₋₄₋	4 (3.)	7	13	10	4	8	1, 16	
		t ₁₀₊₄₊	4	7	13	10	4	8	1, 16	
Setup Time	Data Inputs	^t 12+13+	14		7, 9	12, 13	14	8	1, 16	
		^t 12–13+	14		7, 9	12, 13	14	8	1, 16	
	Select Inputs	^t 9+13+ ^t 7+13+	14 14			9, 13 7, 13	14 14	8 8	1, 16 1, 16	
<u> </u>	Carry In Inputs	l	14	7	9	10, 13	14	8	1, 16	
`	Jany III IIIpats	^t 10–13+ ^t 10+13+	14	7	9	10, 13	14	8	1, 16	
Hold Time	Data Inputs	t ₁₃₊₁₂₊	14		7, 9	12, 13	14	8	1, 16	
		^t 13+12-	14		7, 9	12, 13	14	8	1, 16	
	Select Inputs	t ₁₃₊₉₊	14			9, 13	14	8	1, 16	
-	<u> </u>	^t 13+7+	14	_		7, 13	14	8	1, 16	
	Carry In Inputs	^t 13+10- ^t 13+10+	14 14	7 7	9	10, 13 10, 13	14 14	8 8	1, 16 1, 16	
Counting Frequency		fcountup	14	7		13	14	8	1, 16	
3 - 1 7		fcountdown	14	9		13	14	8	1, 16	
Rise Time	(20 to 80%)	t ₄₊	4	7		13	4	8	1, 16	
		^t 14+	14	7		13	14	8	1, 16	
Fall Time	(20 to 80%)	t ₄ _	4	7 7		13 13	4 14	8 8	1, 16 1, 16	
1 Individually toot or		t ₁₄ _	14	′		13	14	٥	1, 16	

^{1.} Individually test each input; apply V_{ILmin} to pin under test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Measure output after clock pulse
 VII.
 VIII.
 VIII.
 Appears at clock input (Pin 13).


^{3.} Before test set all Q outputs to a logic high.

^{4.} To preserve reliable performance, the MC10136 (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500lfpm blown air or equivalent heat sinking is provided.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



CARRY IN SET UP AND HOLD TIMES



APPLICATIONS INFORMATION


To provide more than four bits of counting capability several MC10136 counters may be cascaded. The Carry In input overrides the clock when the counter is either in the increment mode or the decrement mode of operation. This input allows several devices to be cascaded in a fully synchronous multistage counter as illustrated in Figure 1. The carry is advanced between stages as shown with no external gating. The Carry In of the first device may be left open. The system clock is common to all devices.

The various operational modes of the counter make it useful for a wide variety of applications. If used with MECL III devices, prescalers with input toggle frequencies in excess of 300 MHz are possible. Figure 2 shows such a prescaler using the MC10136 and MC1670. Use of the MC10231 in place of the MC1670 permits 200 MHz operation.

The MC10136 may also be used as a programmable counter. The configuration of Figure 3 requires no additional gates, although maximum frequency is limited to about 50 MHz. The divider modulus is equal to the program input plus one (M=N+1), therefore, the counter will divide by a modulus varying from 1 to 16.

A second programmable configuration is also illustrated in Figure 4. A pulse swallowing technique is used to speed the counter operation up to 110 MHz typically. The divider modulus for this figure is equal to the program input (M = N). The minimum modulus is 2 because of the pulse swallowing technique, and the modulus may vary from 2 to 15. This programmable configuration requires an additional gate, such as $^{1}/_{2}MC10109$ and a flip-flop such as $^{1}/_{2}MC10131$.

Figure 1. 12 BIT SYNCHRONOUS COUNTER



NOTE: S1 and S2 are set either for increment or decrement operation.

Figure 2. 300 MHz PRESCALER






Figure 3. 50 MHz PROGRAMMABLE COUNTER

Figure 4. 100 MHz PROGRAMMABLE COUNTER






Universal Decade Counter

The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.

- $P_D = 625 \text{ mW typ/pkg (No Load)}$
- $f_{count} = 150 \text{ MHz typ}$
- $t_{pd} = 3.3 \text{ ns typ (C-Q)}$
- = 7.0 ns typ ($C-\overline{C}_{out}$)
- = 5.0 ns typ $(\overline{C}_{in} \overline{C}_{Out})$



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 

PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location


WL = Wafer Lot YY = Year WW = Work Week

FUNCTION SELECT TABLE

S1	S2	Operating Mode
L	L	Preset (Program)
L	Н	Increment (Count Up)
Н	L	Decrement (Count Down)
Н	Н	Hold (Stop Count)

Device	Package	Shipping			
MC10137L	CDIP-16	25 Units / Rail			
MC10137P	PDIP-16	25 Units / Rail			
MC10137FN	PLCC-20	46 Units / Rail			

LOGIC DIAGRAM



NOTE: Flip–flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

	INPUTS									OUTPUTS				
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q0	Q1	Q2	Q3	Carry Out		
L	L	Н	Н	Н	L	Х	Н	Н	Н	Н	L	Н		
L	Н	Х	Х	Х	Х	L	Н	L	L	L	Н	Н		
L	Н	Х	Χ	Х	Х	L	Н	Н	L	L	Н	L		
L	Н	Х	Х	Х	Х	L	Н	L	L	L	L	Н		
L	Н	Х	Х	Х	Х	L	Н	Н	L	L	L	Н		
L	Н	Х	Х	Х	Х	Н	L	Н	L	L	L	Н		
L	Н	Х	Х	Х	Х	Н	Н	Н	L	L	L	Н		
Н	Н	Х	Χ	Х	Х	Х	Н	Н	L	L	L	Н		
L	L	Н	Н	L	L	Х	Н	Н	Н	L	L	Н		
Н	L	Х	Х	Х	Х	L	Н	L	Н	L	L	Н		
Н	L	Х	Х	Х	Х	L	Н	Н	L	L	L	Н		
Н	L	Х	Х	Х	Х	L	Н	L	L	L	L	L		

^{*} Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
** A clock H is defined as a clock input transition from a low to a high logic level.

ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under	-30	0°C		+25°C		+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙΕ	8		165		120	150		165	mAdc
Input Current	linH	5,6,11,12 7 9,10 13		350 425 390 460			220 265 245 290		220 265 245 290	μAdc
	l _{inL}	All	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Voн	14 (2.)	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	VOL	14 (2.)	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic 1	VOHA	14 (2.)	-1.080		-0.980			-0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	14 (2.)		-1.655			-1.630		-1.595	Vdc
Switching Times (50Ω Load) Propagation Delay Clock Input	ł	14 14 4 4	0.8 0.8 2.0 2.0	4.8 4.8 10.9 10.9	1.0 1.0 2.5 2.5	3.3 3.3 7.0 7.0	4.5 4.5 10.5 10.5	1.1 1.1 2.4 2.4	5.0 5.0 11.5 11.5	ns
Carry In to Carry Out	t ₁₀₋₄₋ t ₁₀₊₄₊	4 (3.) 4	1.6 1.6	7.4 7.4	1.6 1.6	5.0 5.0	6.9 6.9	1.9 1.9	7.5 7.5	
Setup Time Data Inputs	t ₁₂₊₁₃₊ t ₁₂₋₁₃₊	14 14	3.5 3.5		3.5 3.5			3.5 3.5		
Select Inputs	^t 9+13+ ^t 7+13+	14 14	7.5 7.5		7.5 7.5			7.5 7.5		
Carry In Input	^t 10–13+ ^t 13+10+	14 14	4.5 -1.0		3.7 -1.0			4.5 -1.0		
Hold Time Data Inputs	^t 13+12+ ^t 13+12-	14 14	0 0		0 0			0 0		
Select Inputs	^t 13+9+ ^t 13+7+	14 14	-2.5 -2.5		-2.5 -2.5			-2.5 -2.5		
Carry In Input	t ₁₃₊₁₀ - t ₁₀₊₁₃₊	14 14	-1.6 4.0		-1.6 3.1			-1.6 4.0		
Counting Frequency	fcountup fcountdown	14 14	125 125		125 125	150 150		125 125		MHz
Rise Time (20 to 80%)	t ₄₊ t ₁₄₊	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	ns
Fall Time (20 to 80%)	t ₄₋ t ₁₄₋	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	

Individually apply V_{ILmin} to pin under test.
 Measure output after clock pulse
 V_{IL} VIH appears at clock input (Pin 13).

^{3.} Before test set Q1 and Q2 outputs to a logic low.

ELECTRICAL CHARACTERISTICS (continued)


		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin Under Test	TEST V	<i>(</i>)				
Characteri	istic	Symbol		V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain	Current	ΙΕ	8					8	1, 16
Input Current		l _{inH}	5,6,11,12	5,6,11,12				8	1, 16
			7 9,10	7 9,10				8 8	1, 16 1, 16
			13	13				8	1, 16
		l _{inL}	All		Note 1.			8	1, 16
Output Voltage	Logic 1	Voн	14 (2.)	12	7, 9			8	1, 16
Output Voltage	Logic 0	VOL	14 (2.)		7, 9			8	1, 16
Threshold Voltage	Logic 1	VOHA	14 (2.)		7, 9	12		8	1, 16
Threshold Voltage	Logic 0	VOLA	14 (2.)		7, 9		12	8	1, 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay	Clock Input	t ₁₃₊₁₄₊	14	12		13	14	8	1, 16
		t13+14-	14 4	7		13 13	14 4	8 8	1, 16
		^t 13+4+ ^t 13+4-	4	7		13	4	8	1, 16 1, 16
Carry Ir	n to Carry Out	t ₁₀₋₄₋	4 (3.)	7	13	10	4	8	1, 16
	•	t ₁₀₊₄₊	4	7	13	10	4	8	1, 16
Setup Time	Data Inputs	t ₁₂₊₁₃₊	14		7, 9	12, 13	14	8	1, 16
		t12-13+	14		7, 9	12, 13	14	8	1, 16
	Select Inputs	^t 9+13+	14			9, 13	14	8	1, 16
_		^t 7+13+	14	_		7, 13	14	8	1, 16
	Carry In Inputs	t ₁₀ –13+ t ₁₃₊₁₀₊	14 14	7 7	9	10, 13 10, 13	14 14	8 8	1, 16 1, 16
Hold Time	Data Inputs	t ₁₃₊₁₂₊	14	·	7, 9	12, 13	14	8	1, 16
Tiola Tille	Data Inputs	t13+12+	14		7, 9	12, 13	14	8	1, 16
	Select Inputs	t ₁₃₊₉₊	14			9, 13	14	8	1, 16
	·	t ₁₃₊₇₊	14			7, 13	14	8	1, 16
Ī	Carry In Inputs	t ₁₃₊₁₀ -	14 14	7 7	9 9	10, 13 10, 13	14 14	8 8	1, 16 1, 16
Counting Frequency	,	^t 10+13+	14			13	14		
Counting Frequency		^f countup ^f countdown	14	7 9		13	14	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t ₄₊	4	7		13	4	8	1, 16
	(t ₁₄₊	14	7		13	14	8	1, 16
Fall Time	(20 to 80%)	t ₄ _	4	7		13	4	8	1, 16
		t ₁₄ _	14	7		13	14	8	1, 16

^{1.} Individually test each input; apply V_{ILmin} to pin under test.

^{2.} Measure output after clock pulse VIII appears at clock input (Pin 13).

^{3.} Before test set all Q outputs to a logic high.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C




Bi-Quinary Counter

The MC10138 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set—reset master—slave flip—flops. Clock inputs trigger on the positive going edge of the clock pulse.


Set or reset input override the clock, allowing asynchronous "set" or "clear." Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

- $P_D = 370 \text{ mW typ/pkg (No Load)}$
- $f_{tog} = 150 \text{ MHz typ}$
- t_r , $t_f = 2.5$ ns typ (20%-80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10138L	CDIP-16	25 Units / Rail
MC10138P	PDIP-16	25 Units / Rail
MC10138FN	PLCC-20	46 Units / Rail

COUNTER TRUTH TABLES

BI-QUINARY

(Clock connected to C2 and $\overline{\text{Q3}}$ connected to C1)

BCD


(Clock connected to C1 and $\overline{Q0}$ connected to C2)


COUNT	Q1	Q2	Q3	Q0
0	L	L	L	L
1	Н	L	L	L
2 3	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	L	L	L	Н
6	Н	L	L	Н
7	L	Н	L	Н
8	Н	Н	L	Н
9	L	L	Н	Н

COUNT	Q0	Q1	Q2	Q3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н

COUNTER STATE DIAGRAM — POSITIVE LOGIC

CLOCK CONNECTED TO C2





ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under	-30)∘C		+25°C		+85	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		97		70	88		97	mAdc
Input Current	l _{inH}	12 5,6,10,11 7 9		350 390 460 650			220 245 290 410		220 245 290	μAdc
	linL	All	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	3,14 (3.) 2,4,13,15 (2.)	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	3,14 (2.) 2,4,13,15 (3.)	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	VOHA	2,4,13,15 (2.) 3,14 (3.) 13,15 (2.)	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2,4,13,15 (3.) 3,14 (2.) 13,15 (3.)		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Clock Delays Delay	t ₁₂₊₁₅₊ t ₁₂₊₁₄₊ t ₇₊₁₃₊ t ₇₊₄₊ t ₇₊₂₊ t ₇₊₃₊	15 14 13 4 2 3 15	1.4 1.4 1.4 1.4 1.4 1.4 1.4	5.0 5.0 5.2 5.2 5.2 5.2 5.2 5.0 5.0	1.5 1.5 1.5 1.5 1.5 1.5	3.5 3.5 3.5 3.5 3.5 3.5	4.8 4.8 5.0 5.0 5.0 5.0 4.8	1.5 1.5 1.5 1.5 1.5 1.5 1.5	5.3 5.5 5.5 5.5 5.5 5.5	
	^t 12+14– ^t 7+13– ^t 7+4– ^t 7+2– ^t 7+3–	14 13 4 2 3	1.4 1.4 1.4 1.4 1.4	5.0 5.2 5.2 5.2 5.2	1.5 1.5 1.5 1.5 1.5	3.5 3.5 3.5 3.5 3.5	4.8 5.0 5.0 5.0 5.0	1.5 1.5 1.5 1.5 1.5	5.3 5.5 5.5 5.5 5.5	
Set Delay	^t 11+15+ ^t 11+14–	15 14	1.4 1.4	5.2 5.2	1.5 1.5		5.0 5.0	1.5 1.5	5.5 5.5	
Reset Delay	t9+14+ t9+15-	14 15	1.4 1.4	5.2 5.2	1.5 1.5		5.0 5.0	1.5 1.5	5.5 5.5	
Rise Time (20 to 80%)	^t 14+ ^t 15+	14 15	1.1 1.1	4.7 4.7	1.1 1.1	2.5 2.5	4.5 4.5	1.1 1.1	5.0 5.0	
Fall Time (20 to 80%)	t ₁₄ _ t ₁₅ _	14 15	1.1 1.1	4.7 4.7	1.1 1.1	2.5 2.5	4.5 4.5	1.1 1.1	5.0 5.0	
Counting Frequency	^f count	2 15	125 125		125 125	150 150		125 125		MHz

^{1.} Individually test each input; apply V_{ILmin} to pin under test.

ELECTRICAL CHARACTERISTICS (continued)

NOTE: Each MECL 10,000 series circuit has been designed to meet the dc specifications			TEST VOLTAGE VALUES (Volts)						
shown in the test table, after thermal equilibrium has been established. The circuit	@ Test	Temperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE		
is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are		-30°C	-0.890	-1.890	-1.205	-1.500	− 5.2		
terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one		+25°C	-0.810	-1.850	-1.105	-1.475	− 5.2		
gate. The other gates are tested in the same manner.		+85°C	-0.700	-1.825	-1.035	-1.440	<i>–</i> 5.2		
		Pin	TEST V	OLTAGE AP	OLTAGE APPLIED TO PINS LISTED BELOW				
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)	
Power Supply Drain Current	ΙE	8	9				8	1, 16	
Input Current	l _{in} H	12 5,6,10,11 7 9	12 5,6,10,11 7 9				8 8 8	1, 16 1, 16 1, 16 1, 16	
	l _{inL}	All		Note 1.			8	1, 16	
Output Voltage Logic 1	Voн	3,14 (3.) 2,4,13,15 (2.)	9 5,6,10,11				8 8	1, 16 1, 16	
Output Voltage Logic 0	VOL	3,14 (2.) 2,4,13,15 (3.)	5,6,10,11 9				8 8	1, 16 1, 16	
Threshold Voltage Logic 1	VOHA	2,4,13,15 (2.) 3,14 (3.) 13,15 (2.)			5,6,10,11 9 7,12		8 8 8	1, 16 1, 16 1, 16	
Threshold Voltage Logic 0	VOLA	2,4,13,15 (3.) 3,14 (2.) 13,15 (3.)				5,6,10,11 9 7,12	8 8 8	1, 16 1, 16 1, 16	
Switching Times (50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V	
Propagation Delay Clock Delays	t12+15+ t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4- t7+2- t7+3-	15 14 13 4 2 3 15 14 13 4 2 3			12 12 7 7 7 7 7 12 12 7 7 7	15 14 13 4 2 3 15 14 13 4 2	8 8 8 8 8 8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16	
Set Delay	^t 11+15+ ^t 11+14–	15 14			11 11	15 14	8 8	1, 16 1, 16	
Reset Delay	t9+14+ t9+15-	14 15			9 9	14 15	8 8	1, 16 1, 16	
Rise Time (20 to 80%)	^t 14+ ^t 15+	14 15			11 11	14 15	8 8	1, 16 1, 16	
Fall Time (20 to 80%)	^t 14– ^t 15–	14 15			9 9	14 15	8 8	1, 16 1, 16	
Counting Frequency	^f count	2 15			7 12	2 15	8 8	1, 16 1, 16	


1.	Individual	ly tes	t each	input	; apply	V _{ILmin}	to p	in unc	ler i	test	Ĺ.
----	------------	--------	--------	-------	---------	--------------------	------	--------	-------	------	----

Four Bit Universal Shift Register

The MC10141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

- $P_D = 425 \text{ mW typ/pkg (No Load)}$
- fShift = 200 MHz typ
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

SEL	ECT		OUTPUTS						
S1	S2	OPERATING MODE	Q0 _{n+1}	Q1 _{n+1}	Q2 _{n+1}	Q3 _{n+1}			
L	L	Parallel Entry	D0	D1	D2	D3			
L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR			
Н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n			
Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n			

^{*}Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 **L SUFFIX CASE 620**





PDIP-16 **P SUFFIX CASE 648**





PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

YY = Year WW = Work Week


DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10141L	CDIP-16	25 Units / Rail
MC10141P	PDIP-16	25 Units / Rail
MC10141FN	PLCC-20	46 Units / Rail

SHIFT FREQUENCY TEST CIRCUIT



ELECTRICAL CHARACTERISTICS

			Test Limits								
		Pin Under	-30)°C		+25°C		+8	5°C		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	
Power Supply Drain Cur- rent	ľΕ	8		112		82	102		112	mAdd	
Input Current	l _{inH}	5 6 7 4		350 350 390 425			220 220 245 265		220 220 245 265	μAdo	
	l _{inL}	12	0.5		0.5			0.3		μAdc	
Output Voltage Logic 1	Voн	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	
Output Voltage Logic 0	VOL	3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	
Threshold Voltage Logic 1	VOHA (Note 1.)	3 3 3 3	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc	
Threshold Voltage Logic 0	VOLA (Note 1.)	3 3 3 3		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc	
Switching Times (50Ω Load)										ns	
Propagation Delay Setup TIme (t _{Setup}) Hold Time (t _{hold})	^t 4+3+ ^t 12+4+ ^t 10+4+ ^t 4+12+	3 14 14 14	1.7 2.5 5.5 1.5	3.9	1.8 2.5 5.0 1.5	2.9	3.8	2.0 2.5 5.5 1.5	4.2		
Rise Time (20 to 80%)	t ₃₊	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6		
Fall Time (20 to 80%)	t3_	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6		
Shift Frequency	^f shift		150		150	200		150		MHz	

See shift frequency test circuit for test procedures.
 Reset to zero before performing test.
 Reset to one before performing test.

ELECTRICAL CHARACTERISTICS (continued)

				TEST VOL	TAGE VALU	JES (Volts)					
	@ Test Tem	perature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE]			
		-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1			
		+25°C	-0.810	-1.850	-1.105	-1.475	<i>-</i> 5.2]			
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1			
		Pin	TEST VOL	TAGE APP	LIED TO P	INS LISTED	BELOW]			
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	P1	P2	Р3	(VCC) Gnd
Power Supply Drain Current	ΙE	8					8				1, 16
Input Current	l _{inH}	5 6 7 4	5 6 7 4				8 8 8				1, 16 1, 16 1, 16 1, 16
	linL	12	4,5,6,7,9, 10,11,13	12			8				1, 16
Output Voltage Logic 1	Vон	3	6				8	4			1, 16
Output Voltage Logic 0	V _{OL}	3					8	4			1, 16
Threshold Voltage Logic 1	VOHA (Note 1.)	3 3 3 3	6 6	Note 3. Note 3.	6	7	8 8 8	4	4	4	1, 16 1, 16 1, 16 1, 16
Threshold Voltage Logic 0	VOLA (Note 1.)	3 3 3 3	6	Note 4. Note 4.		6 7	8 8 8	4	4	4	1, 16 1, 16 1, 16 1, 16
Switching Times (50 Ω Load)							–3.2 V				+2.0 V
Propagation Delay Setup TIme (t _{setup}) Hold Time (t _{hold})	t ₄₊₃₊ t ₁₂₊₄₊ t ₁₀₊₄₊ t ₄₊₁₂₊	3 14 14 14					8 8 8				1, 16 1, 16 1, 16 1, 16
Rise Time (20 to 80%)	t ₃₊	3					8				1, 16
Fall Time (20 to 80%)	t3_	3					8				1, 16
Shift Frequency	^f shift		Note 2.				8				1, 16


^{2.} See shift frequency test circuit for test procedures.

Reset to zero before performing test.
 Reset to one before performing test.


Quad Latch

The MC10153 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is low, outputs will follow D inputs. Information is latched on positive going transition of the clock. The MC10153 provides the same logic function as the MC10133, except for inversion of the clock.

- $P_D = 310 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

G	С	D	Q _{n+1}
Н	Х	Х	L
L	Н	Х	Qn
L	L	L	L
L	L	Н	Н
0 - 00	+ CF		




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping
MC10153L	CDIP-16	25 Units / Rail
MC10153P	PDIP-16	25 Units / Rail
MC10153FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					7	Test Limits	<u> </u>			
		Pin Under	-30	0°C		+25°C		+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		83			75		83	mAdc
Input Current	l _{in} H	3 4 5 13		390 390 560 460			245 245 350 290		245 245 350 290	μAdc
	l _{inL}	3	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Vон	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 2 2	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	VOHA	2 2 2† 2‡ 2; 2 2	-1.080 -1.080 -1.080 -1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 2 2 2† 2‡ 2‡		-1.655 -1.655 -1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Delay	t ₃₊₂₊ t ₄₋₂₊ t ₅₋₂₊ t _{setup} thold	2 2 2 3 3	1.0 1.0 1.0 2.5 1.5	5.6 5.6 3.2	1.0 1.0 1.0 2.5 1.5	4.0 4.0 2.0 0.7 0.7	5.4 5.6 3.1	1.1 1.2 1.0 2.5 1.5	5.9 6.2 3.4	
Rise Time (20 to 80%)	t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	
Fall Time (20 to 80%)	t ₂₋	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	

[†]Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) VILmin

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

ELECTRICAL CHARACTERISTICS (continued)

				TEST V	OLTAGE VAI	LUES (Volts)		
	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE]
		-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
	Pin				PPLIED TO	PINS LISTED I	BELOW	1
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Current	ΙE	8		13			8	1, 16
Input Current	linH	3 4 5 13	3 4 5 13				8 8 8 8	1, 16 1, 16 1, 16 1, 16
	linL	3		3			8	1, 16
Output Voltage Logic 1	VOH	2 2	3 3	4 13			8 8	1, 16 1, 16
Output Voltage Logic 0	VOL	2 2 2	3,5	3,13 13 3,4			8 8 8	1, 16 1, 16 1, 16
Threshold Voltage Logic 1	VOHA	2 2 2 2† 2; 2; 2; 2	3 3 3 3	4 4 4	3	5 4 13	8 8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Threshold Voltage Logic 0	VOLA	2 2 2 2† 2† 2‡ 2;	3 3 3	4 4 4	5	3	8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Switching Times (50Ω Load)			+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₃₊₂₊ t ₄₋₂₊ t ₅₋₂₊ t _{setup} thold	2 2 2 3 3	3*		3 4 5 3 3	2 2 2 2 2	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time (20 to 80%)	t ₂₊	2			3	2	8	1, 16
Fall Time (20 to 80%)	t ₂ _	2			3	2	8	1, 16

[†] Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) VILmin

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

Binary Counter

The MC10154 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complemen— tary outputs for the first and fourth bits. True outputs are available at all bits.

- PD=370 mW typ/pkg (No Load)
- f_{toggle}=150 MHz (typ)
- t_{pd} =3.5 ns typ (C to Q₀)
- t_{pd} =11 ns typ (C to Q₃)

LOGIC DIAGRAM Q1 S0 Q0 15 13 12 Clock 1 Clock 2 Q Q Reset 14 <u>'</u>Q0 3 . Q3 V_{CC1} = PIN 1 V_{CC2} = PIN 16 VEE = PIN 8

TRUTH TABLE

		ı		OUTF	PUTS					
R	S0	S 1	S2	S3	C1	C2	Q0	Q1	Q2	Q3
H L L	LHLL	L H L L	L H L L	L H L L	X X H X	X X H	L H	L H No C No C		L H
					* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	H	T T	T T T I I I I I I I I I I I I I	H H H H H H H L L L L L L L L L

^{*} Clock transitions from V_{IL} to V_{IH} may be applied to C1 or C2_{VIL} or both for same effect.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping
MC10154L	CDIP-16	25 Units / Rail
MC10154P	PDIP-16	25 Units / Rail
MC10154FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					٦	Test Limits	3			
		Pin Under ol Test	–30°C		+25°C			+8	1	
Characteristic	Symbol		Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		97			88		97	mAdc
Input Current	linH	12 11 9		390 350 650			245 220 410		245 220 410	μAdc
	l _{inL}	*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	14 15	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	3 14 15	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	3 14 15		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Clock Input Propagation Delay	t ₁₂₊₁₅₊ t ₁₂₋₁₃₋ t ₁₂₊₄₋ t ₁₂₋₃₊	15 13 4 3	1.4 1.9 2.9 3.9	5.0 9.4 12.3 14.9	1.5 2.0 3.0 4.0	3.5 6.0 8.5 11.0	4.8 9.2 12.0 14.5	1.5 2.0 3.0 4.0	5.3 9.8 12.8 15.5	
Rise Time (20 to 80%)	t ₁₅₊	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Fall Time (20 to 80%)	t ₁₅ _	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Set Input Reset Input	t ₁₁₋₁₅₊ t ₉₋₁₅₊	15 15	1.4 1.4	5.2 5.2	1.5 1.5		5.0 5.0	1.5 1.5	5.5 5.5	
Counting Frequency	fcount	15	125		125	150		125		MHz

^{*} Individually test each input applying V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Ter	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Current		ΙΕ	8	9				8	1, 16
Input Current		linH	12 11 9	12 11 9				8 8 8	1, 16 1, 16 1, 16
		linL	*		*			8	1, 16
Output Voltage	Logic 1	Vон	14 15	9 11				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	14 15	11 9				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	3 14 15			5 11 9		8 8 8	1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	3 14 15				5 11 9	8 8 8	1, 16 1, 16 1, 16
Switching Times (50)	Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0V
Clock Input Propagation	n Delay	^t 12+15+ ^t 12–13– ^t 12+4– ^t 12–3+	15 13 4 3			12 12 12 12	15 13 4 3	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time (20	to 80%)	^t 15+	15			12	15	8	1, 16
Fall Time (20	to 80%)	t ₁₅ _	15			12	15	8	1, 16
Set Input Reset Input		^t 11–15+ ^t 9–15+	15 15			11 9	15 15	8 8	1, 16 1, 16
Counting Frequency		fcount	15			12	15	8	1, 16

^{*} Individually test each input applying V_{IL} to input under test.


Quad 2-Input Multiplexer (Non-Inverting)

The MC10158 is a quad two channel multiplexer. A common select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, and D31.

- PD=197 mW typ/pkg (No Load)
- t_{pd} =2.5 ns typ (Data to Q)
- 3.2 ns typ (Select to Q)
- t_r , $t_f=2.5$ ns typ (20%–80%)



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com


MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10158L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

TRUTH TABLE

Select	D0	D1	Q
L	Х	L	L
L	X	Н	Н
Н	L	X	L
Н	Н	Х	Н

Device	Package	Shipping			
MC10158L	CDIP-16	25 Units / Rail			
MC10158P	PDIP-16	25 Units / Rail			
MC10158FN	PLCC-20	46 Units / Rail			

ELECTRICAL CHARACTERISTICS

					٦	Test Limits	<u> </u>			
		Pin Under	-30)°C	+25°C			+85°C		1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		53		38	48		53	mAdc
Input Current	l _{inH}	9 5		360 400			225 250		225 250	μAdc
	l _{inL}	5	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Vон	1	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	V _{OL}	1	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic 1	Vона	1	-1.080		-0.980			-0.910		Vdc
Threshold Voltage Logic 0	VOLA	1		-1.655			-1.630		-1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Data Input Delay Select Input	t ₅₋₁₋ t ₉₊₁₊	1 1	1.3 2.5	3.1 4.8	1.2 2.4	2.5 3.2	3.0 4.5	1.3 2.5	3.2 4.8	
Rise Time (20 to 80%)	t ₁₊	1	1.6	3.4	1.5	2.5	3.3	1.6	3.4	
Fall Time (20 to 80%)	t ₁ _	1	1.6	3.4	1.5	2.5	3.3	1.6	3.4	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	α, ,
Character	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(V _{CC}) Gnd		
Power Supply Drain (Power Supply Drain Current I _E 8							8	16
Input Current		l _{inH}	9 5	9 5				8 8	16 16
		linL	5		5			8	16
Output Voltage	Logic 1	Vон	1	5				8	16
Output Voltage	Logic 0	VOL	1					8	16
Threshold Voltage	Logic 1	Vона	1			5		8	16
Threshold Voltage	Logic 0	VOLA	1				5	8	16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	Data Input Select Input	t _{5–1–} t ₉₊₁₊	1 1	6		5 9	1 1	8 8	16 16
Rise Time	(20 to 80%)	t ₁₊	1			5	1	8	16
Fall Time	(20 to 80%)	t ₁ _	1			5	1	8	16

Quad 2-Input Multiplexer (Inverting)

The MC10159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30. A low (L) level enables data inputs D01, D11, D21, and D31. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.

- PD=218 mW typ/pkg (No Load)
- t_{pd} =2.5 ns typ (Data to Q)
- 3.2 ns typ (Select to Q)
- t_{Γ} , t_{Γ} =2.5 ns typ (20%–80%)

LOGIC DIAGRAM V_{CC} = PIN 16 **SELECT** V_{EE} = PIN 8 D01 5 D00 6 2 01 D10 4 FNABI F D21 12 15 Q2 D20 13 D31 10 D30 11 **DIP PIN ASSIGNMENT** <u>Q0</u> VCCQ1 15 <u>Q2</u> Q3 D11 14 D20 D10 13 D01 12 D21 D00 D30 11 **ENABLE** 10 D31 9 **SELECT** VEE

Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10159L AWLYYWW



PDIP-16 P SUFFIX CASE 648 

PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

TRUTH TABLE

Enable	Select	D0	D1	Q
L	L	Х	L	Н
L	L	Χ	Н	L
L	Н	L	X	Н
L	Н	Н	X	L
Н	Х	Х	X	L

Device	Package	Shipping
MC10159L	CDIP-16	25 Units / Rail
MC10159P	PDIP-16	25 Units / Rail
MC10159FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

						٦	Test Limits	5			
			Pin Under	-30)°C	+25°C			+85°C		1
Characteris	stic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current		ΙE	8		58		42	53		58	mAdc
Input Current		l _{inH}	9 5		360 400			225 250		225 250	μAdc
		l _{inL}	5	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	Voн	1	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	1	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage	Logic 1	VOHA	1	-1.080		-0.980			-0.910		Vdc
Threshold Voltage	Logic 0	VOLA	1		-1.655			-1.630		-1.595	Vdc
Switching Times (5	50Ω Load)										ns
Delay S	Data Input elect Input nable Input	^t 5+1- ^t 9+1- ^t 7+1-	1 1 1	1.1 1.5 1.4	3.8 5.3 5.3	1.2 1.5 1.5	2.5 3.2 2.5	3.3 5.0 5.0	1.1 1.5 1.4	3.8 5.3 5.3	
Rise Time (2	20 to 80%)	t ₁₊	1	1.0	3.7	1.1	2.5	3.5	1.0	3.7	
Fall Time (2	20 to 80%)	t ₁₋	1	1.0	3.7	1.1	2.5	3.5	1.0	3.7	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW	
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain	Power Supply Drain Current I _E 8							8	16
Input Current		linH	9 5	9 5				8 8	16 16
		l _{inL}	5		5			8	16
Output Voltage	Logic 1	Vон	1					8	16
Output Voltage	Logic 0	VOL	1	5				8	16
Threshold Voltage	Logic 1	Vона	1	9			6	8	16
Threshold Voltage	Logic 0	VOLA	1	9		6		8	16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	Data Input Select Input Enable Input	t ₅₊₁ - t ₉₊₁ - t ₇₊₁ -	1 1 1	6 3, 12		5 9 7	1 1 1	8 8	16 16
Rise Time	(20 to 80%)	t ₁₊	1	9		5	1	8	16
Fall Time	(20 to 80%)	t ₁ _	1	9		5	1	8	16

12-Bit Parity Generator-Checker


The MC10160 consists of nine Exclusive-OR gates in a single package, internally connected to provide odd parity checking or generation. Output goes high when an odd number of inputs are high. Unconnected inputs are pulled to low logic levels allowing parity detection and generation for less than 12 bits.

- $P_D = 320 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 5.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

INPUT	OUTPUT
Sum of High Level Inputs	Pin 2
Even	Low
Odd	High



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10160L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

	1	
Device	Package	Shipping
MC10160L	CDIP-16	25 Units / Rail
MC10160P	PDIP-16	25 Units / Rail
MC10160FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

						7	Test Limits	3			
			Pin Under	-30)°C	+25°C			+8	5°C	1
Characte	ristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Dr	rain Current	ΙE	8		86		62	78		86	mAdc
Input Current		linH (Note 1.)	3 4		425 350			265 220		265 220	μAdc
		l _{inL}	3	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	Voн	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	V _{OL}	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltag	ge Logic 1	VOHA	2	-1.080		-0.980			-0.910		Vdc
Threshold Voltag	ge Logic 0	VOLA	2		-1.655			-1.630		-1.595	Vdc
Switching Times	(50Ω Load)										ns
Propagation Dela	ay	t3+2+ t3+2- t3-2- t3-2+ t4+2+ t4+2- t4-2- t4-2+	2 2 2 2 2 2 2 2 2	1.8 1.8 1.8 1.8 1.8 1.8 1.8	8.1 8.1 8.1 8.1 8.1 8.1 8.1	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0	5.0 5.0 5.0 5.0 5.0 5.0 5.0	7.5 7.5 7.5 7.5 7.5 7.5 7.5 7.5	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0	8.0 8.0 8.0 8.0 8.0 8.0 8.0	
Rise Time	(20 to 80%)	t ₂₊	2	1.1	3.5	1.1	2.0	3.3	1.0	3.5	
Fall Time	(20 to 80%)	t ₂ _	2	1.1	3.5	1.1	2.0	3.3	1.0	3.5	

^{1.} Pins 3, 6, 7, 11, 12, 15 are similar. Pins 4, 5, 9, 10, 13, 14 are similar.

ELECTRICAL CHARACTERISTICS (continued)

		<u> </u>	·		TEST VOLTA	GE VALUES	(Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST	VOLTAGE APPL	IED TO PINS	LISTED BE	LOW	α, ,
Characteris	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain	n Current	ΙΕ	8	4,5,9, 10,13,14				8	1,16
Input Current		linH (Note 1.)	3 4	3 4				8 8	1,16 1,16
		l _{inL}	3		3			8	1,16
Output Voltage	Logic 1	Voн	2	3	4,5,6,7,9,10, 11,12,13,14,15			8	1,16
Output Voltage	Logic 0	V _{OL}	2		3,4,5,6,7,9,10, 11,12,13,14,15			8	1,16
Threshold Voltage	Logic 1	Vона	2		4,5,6,7,9,10, 11,12,13,14,15	3		8	1,16
Threshold Voltage	Logic 0	V _{OLA}	2		3,5,6,7,9,10, 11,12,13,14,15		4	8	1,16
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t3+2+ t3+2- t3-2- t3-2+ t4+2+ t4+2- t4-2- t4-2+	2 2 2 2 2 2 2 2 2	4 4 3 3		3 3 3 3 4 4 4 4	2 2 2 2 2 2 2 2	8 8 8 8 8	1,16 1,16 1,16 1,16 1,16 1,16 1,16 1,16
Rise Time ((20 to 80%)	t ₂₊	2			3	2	8	1,16
Fall Time ((20 to 80%)	t ₂ _	2			3	2	8	1,16

^{1.} Pins 3, 6, 7, 11, 12, 15 are similar. Pins 4, 5, 9, 10, 13, 14 are similar.

Binary to 1-8 Decoder (Low)

The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high.

The MC10161 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This design provides the identical 4 ns delay from any address or enable input to any output.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1. This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data channels. When both S0 and S1 are low, the index counters reset, thus initializing both the mux and demux units. The four binary outputs of the counter are buffered by the MC10161s to send twisted—pair select data to the multiplexer/demultiplexer to units.

- $P_D = 315 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM E0 2 E1 15 A 7 B 9 C 14 VCC1 = PIN 1 VCC2 = PIN 16 VEE = PIN 8

TRUTH TABLE

ENA INPI		II	IPUT	S	OUTPUTS							
E1	E0	С	В	А	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	н
L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	н
L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	н
L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	н
L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Н	Χ	Χ	Χ	Х	Н	Н	Н	Н	Н	Н	Н	н
Х	Н	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10161L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping
MC10161L	CDIP-16	25 Units / Rail
MC10161P	PDIP-16	25 Units / Rail
MC10161FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS


					٦	Test Limits				
		Pin Under	-30	0∘C		+25°C		+85	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Currer	I _E	8		84		61	76		84	mAdc
Input Current	l _{inH}	14		350			220		220	μAdc
	linL	14	0.5		0.5			0.3		μAdc
Output Voltage Logic	1 V _{OH}	13 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic	0 V _{OL}	13	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic	1 V _{OHA}	13 13	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic	0 V _{OLA}	13		-1.655			-1.630		-1.595	Vdc
Switching Times (50Ω Loa	1)									ns
Propagation Delay	t ₁₄₊₁₃ - t ₁₄₋₁₃₊	13 13	1.5 1.5	6.2 6.2	1.5 1.5	4.0 4.0	6.0 6.0	1.5 1.5	6.4 6.4	
Rise Time (20 to 809) t ₁₃₊	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	
Fall Time (20 to 809) t ₁₃ _	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VOL	TAGE VALU	ES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST VC	LTAGE API	PLIED TO PII	NS LISTED B	ELOW	<i>(</i>)
Character	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)		
Power Supply Drain	Current	ΙE	8	2,7,9,14,15				8	1,16
Input Current		linH	14	14				8	1,16
		linL	14		14			8	1,16
Output Voltage	Logic 1	VOH	13 13	2 15				8 8	1,16 1,16
Output Voltage	Logic 0	VOL	13	14				8	1,16
Threshold Voltage	Logic 1	Vона	13 13			2 15		8 8	1,16 1,16
Threshold Voltage	Logic 0	VOLA	13			14		8	1,16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₁₄₊₁₃ - t ₁₄₋₁₃₊	13 13			14 14	13 13	8 8	1,16 1,16
Rise Time	(20 to 80%)	^t 13+	13			14	13	8	1,16
Fall Time	(20 to 80%)	t ₁₃ _	13			14	13	8	1,16

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER

Control Selection



Binary to 1-8 Decoder (High)

The MC10162 is designed to convert three lines of input data to a one-of-eight output. The selected output will be high while all other outputs are low. The enable inputs, when either or both are high, force all outputs low.

The MC10162 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders.

This device is ideally suited for demultiplexer applications. One of the two enable inputs is used as the data input, while the other is used as a data enable input.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1 of the MC10161 data sheet.

- $P_D = 315 \text{ ns typ/pkg (No Load)}$
- $t_{pd} = 4.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM 4 Q2 13 Q4 11 Q6 V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

TRUTH TABLE

	INI	PUTS						OUTF	PUTS			
Ē0	E1	С	В	Α	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
L	L	L	L	L	Н	L	L	L	L	L	L	L
L	L	L	L	Н	L	Н	L	L	L	L	L	L
L	L	L	Н	L	L	L	Н	L	L	L	L	L
L	L	L	Н	Н	L	L	L	Н	L	L	L	L
L	L	Н	L	L	L	L	L	L	Н	L	L	L
L	L	Н	L	Н	L	L	L	L	L	Н	L	L
L	L	Н	Н	L	L	L	L	L	L	L	Н	L
L	L	Н	Н	Н	L	L	L	L	L	L	L	н
н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
X	Н	Χ	Х	Х	L	L	L	L	L	L	L	L



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 **L SUFFIX CASE 620**

<u>'ŏoooooo</u> MC10162L **AWLYYWW**



PDIP-16 **P SUFFIX CASE 648** MC10162P **AWLYYWW**



PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

= Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10162L	CDIP-16	25 Units / Rail
MC10162P	PDIP-16	25 Units / Rail
MC10162FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

						٦	Test Limits				
			Pin Under	-30)°C		+25°C		+8	5°C	1
Characte	eristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply D	rain Current	ΙE	8		84		61	76		84	mAdc
Input Current		l _{inH}	14		350			220		220	μAdc
		l _{inL}	14	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	Voн	13	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	13 13	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Volta	ge Logic 1	Vона	13	-1.080		-0.980			-0.910		Vdc
Threshold Volta	ge Logic 0	VOLA	13 13		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times	s (50Ω Load)										ns
Propagation De	lay	^t 14+13– ^t 14–13+	13 13	1.5 1.5	6.2 6.2	1.5 1.5	4.0 4.0	6.0 6.0	1.5 1.5	6.4 6.4	
Rise Time	(20 to 80%)	^t 13+	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	
Fall Time	(20 to 80%)	t ₁₃ _	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VOL	TAGE VALU	ES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	DLTAGE API	PLIED TO PI	NS LISTED B	ELOW	
Character	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)		
Power Supply Drain	Current	ΙΕ	8					8	1,16
Input Current		linH	14	14				8	1,16
		linL	14		14			8	1,16
Output Voltage	Logic 1	Vон	13	14				8	1,16
Output Voltage	Logic 0	V _{OL}	13 13	2 15				8 8	1,16 1,16
Threshold Voltage	Logic 1	VOHA	13			14		8	1,16
Threshold Voltage	Logic 0	VOLA	13 13			2 15		8 8	1,16 1,16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		^t 14+13+ ^t 14–13–	13 13			14 14	13 13	8 8	1,16 1,16
Rise Time	(20 to 80%)	t+	13			14	13	8	1,16
Fall Time	(20 to 80%)	t–	13			14	13	8	1,16

8-Line Multiplexer

The MC10164 is a high speed, low power eight-channel data selector which routes data present at one-of-eight inputs to the output. The data is routed according to the three bit code present on the address inputs. An enable input is provided for easy bit expansion.

- $P_D = 310 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 3.0 \text{ ns typ (Data to Output)}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

	ADDF	RESS INI	PUTS	
ENABLE	С	В	Α	Z
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	Х3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Х	Х	Х	L



ON Semiconductor

http://onsemi.com



MC10164L

AWLYYWW



CDIP-16 **L SUFFIX CASE 620**

PDIP-16 **P SUFFIX CASE 648** <u>iĭnnnnnn</u> MC10164P **AWLYYWW**



PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10164L	CDIP-16	25 Units / Rail
MC10164P	PDIP-16	25 Units / Rail
MC10164FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

						7	Test Limits	5			
			Pin Under	-30)°C		+25°C		+8	5°C	1
Characteri	stic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Dra	in Current	ΙE	8		83		60	75		83	mAdc
Input Current		linH	2		425			265		265	μAdc
		l _{inL}	4	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	Voн	15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage	Logic 1	Vона	15	-1.080		-0.980			-0.910		Vdc
Threshold Voltage	Logic 0	VOLA	15		-1.655			-1.630		-1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay	,	t4+15+ t4-15- t7+15+ t7-15- t2+15- t2-15+	15 15 15 15 15 15	1.5 1.5 1.9 1.9 0.9 0.9	4.9 4.9 6.5 6.5 3.5	1.5 1.5 2.0 2.0 1.0	3.0 3.0 4.0 4.0 2.0 2.0	4.7 4.7 6.2 6.2 3.1 3.1	1.6 1.6 2.2 2.2 1.0 1.0	5.0 5.0 6.7 6.7 3.3 3.3	
Rise Time (20 to 80%)	t+	15	0.9	3.3	1.1	2.0	3.3	1.2	3.6	
Fall Time (20 to 80%)	t–	15	0.9	3.3	1.1	2.0	3.3	1.2	3.6	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙE	8					8	1,16
Input Current		linH	2	4				8	1,16
		l _{inL}	4		4			8	1,16
Output Voltage	Logic 1	Vон	15	4,9				8	1,16
Output Voltage	Logic 0	VOL	15	9				8	1,16
Threshold Voltage	Logic 1	Vона	15	4,9			2	8	1,16
Threshold Voltage	Logic 0	VOLA	15	9			2	8	1,16
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t4+15+ t4-15- t7+15+ t7-15- t2+15- t2-15+	15 15 15 15 15 15	9 9 5 5 7,5 7,5		4 4 7 7 2 2	15 15 15 15 15 15	8 8 8 8 8	1,16 1,16 1,16 1,16 1,16 1,16
Rise Time	(20 to 80%)	t+	15	9		4	15	8	1,16
Fall Time	(20 to 80%)	t–	15	9		4	15	8	1,16

APPLICATION INFORMATION

The MC10164 can be used wherever data multiplexing or parallel to serial conversion is desirable. Full parallel gating permits equal delays through any data path. The output of the MC10164 incorporates a buffer gate with eight data inputs and an enable. A high level on the enable forces the output low. The MC10164 can be connected directly to a data bus, due to its open emitter output and output enable.

Figure 1 illustrates how a 1–of–64 line multiplexer can be built with eight MC10164's wire ORed at their outputs and one MC10161 to drive the enables on each multiplexer, without speed degradation over a single MC10164 being experienced.

FIGURE 1 — 1-OF-64 LINE MULTIPLEXER




8-Input Priority Encoder

The MC10165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

- $P_D = 545 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.5$ ns typ (Data to Output)
- t_r , $t_f = 2.0$ ns typ (20%-80%)

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

		D	ATA I	NPUT	S				OUTF	PUTS	
D0	D1	D2	D3	D4	D5	D6	D7	Q3	Q2	Q1	Q0
Н	Χ	Х	Χ	Х	Х	Х	Χ	Н	L	L	L
L	Н	Χ	Х	Χ	Х	Х	Χ	Н	L	L	Н
L	L	Н	Х	Χ	Х	Х	Χ	Н	L	Н	L
L	L	L	Н	Χ	Х	Х	Χ	Н	L	Н	Н
L	L	L	L	Н	Х	Х	Χ	Н	Н	L	L
L	L	L	L	L	Н	Х	Χ	Н	Н	L	Н
L	L	L	L	L	L	Н	Χ	Н	Н	Н	L
L	L	L	L	L	L	L	Н	Н	Н	Н	Н
L	L	L	L	L	L	L	L	L	L	L	L



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10165L	CDIP-16	25 Units / Rail
MC10165P	PDIP-16	25 Units / Rail
MC10165FN	PLCC-20	46 Units / Rail

LOGIC DIAGRAM



					7	Test Limits	5			
		Pin Under	-30	0°C		+25°C		+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		144		105	131		144	mAdc
Input Current	l _{inH}	4 5		390 350			245 220		245 220	μAdc
	linL	4 5	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	VOH	2 3 14 15	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 3 14 15	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	Voha	2 3 14 15	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	Vola	2 3 14 15		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation DelayData Input	^t 5+14+ ^t 5–14– ^t 7+3+ ^t 11+15+ ^t 13+2+	14 14 3 15 2	2.0 2.0 2.0 2.0 2.0 2.0	7.0 7.0 7.0 7.0 7.0	3.0 3.0 3.0 3.0 3.0		7.0 7.0 7.0 7.0 7.0	2.0 2.0 2.0 2.0 2.0 2.0	8.0 8.0 8.0 8.0 8.0	
Clock Input	t ₄₋₃₊ t ₄₋₃₋ t ₄₋₁₄₊ t ₄₋₁₄₋	3 (2.) 3 (3.) 14 (2.) 14 (3.)	1.5 1.5 1.5 1.5	4.5 4.5 4.5 4.5	2.0 2.0 2.0 2.0		4.0 4.0 4.0 4.0	1.5 1.5 1.5 1.5	4.5 4.5 4.5 4.5	
Setup Time	^t setupH ^t setupL	3 3	6.0 6.0		6.0 6.0	3.4 3.0		6.0 6.0		
Hold Time	^t holdH ^t holdL	3 3	1.0 1.0		1.0 1.0	-2.3 -2.7		1.0 1.0		
Rise Time (20 to 80%)	t ₃₊	3	1.1	3.5	1.1	2.0	3.3	1.1	3.5	
Fall Time (20 to 80%)	t3_	3	1.1	3.5	1.1	2.0	3.3	1.1	3.5	

The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.
 Output latched to low state prior to test.

Output latched to high state prior to test.
 To preserve reliable performance, the MC10165P (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500 Ifpm blown air or equivalent heat sinking is provided.

ELECTRICAL CHARACTERISTICS (continued)

					TEST V	OLTAGE VAI	UES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE]
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin		OLTAGE A	PPLIED TO	PINS LISTED	BELOW	()/>
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		linH	4 5	4 5 (1.)				8 8	1, 16 1, 16
		l _{inL}	4 5		4 5 (1.)			8 8	1, 16 1, 16
Output Voltage	Logic 1	VOH	2 3 14 15	6 6 6	4 4 4 4			8 8 8 8	1, 16 1, 16 1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	2 3 14 15		4 4 4 4			8 8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 1	VOHA	2 3 14 15		4 4 4 4	6 6 6		8 8 8 8	1, 16 1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3 14 15		4 4 4 4		6 6 6	8 8 8	1, 16 1, 16 1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0
Propagation Delay	Data Input	t ₅₊₁₄₊ t ₅₋₁₄₋ t ₇₊₃₊ t ₁₁₊₁₅₊ t ₁₃₊₂₊	14 14 3 15 2		4 4 4 4 4	5 5 7 11 13	14 14 3 15 2	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
	Clock Input	t4-3+ t4-3- t4-14+ t4-14-	3 (2.) 3 (3.) 14 (2.) 14 (3.)	7 7		4 4 4 4	3 3 14 14	8 8 8	1, 16 1, 16 1, 16 1, 16
Setup Time		^t setupH ^t setupL	3 3			4,7 4,7	3 3	8 8	1, 16 1, 16
Hold Time		^t holdH ^t holdL	3 3			4,7 4,7	3 3	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t3+	3		4	7	3	8	1, 16
Fall Time	(20 to 80%)	t3_	3		4	7	3	8	1, 16

^{1.} The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

^{2.} Output latched to low state prior to test.

^{3.} Output latched to high state prior to test.


^{*} To preserve reliable performance, the MC10165P (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500 Ifpm blown air or equivalent heat sinking is provided.

APPLICATION INFORMATION

A typical application of the MC10165 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different system conditions,

as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.


64-LINE PRIORITY ENCODER



5-Bit Magnitude Comparator

The MC10166 is a high speed expandable 5–bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. A = B can be obtained by NORing the two outputs with an additional gate. A high level on the enable function forces both outputs low. Multiple MC10166s may be used for larger word comparisons.

- $P_D = 440 \text{ mW typ/pkg (No Load)}$
- t_{pd} =Data to Output 6.0 ns typ
- E to output 2.5 ns typ
- t_r , $t_f = 2.0$ ns typ (20%-80%)




TRUTH TABLE

	Inputs	Outputs		
Ē	А	В	A < B	A > B
Н	Х	Х	L	L
L	Word A =	= Word B	L	L
L	Word A >	Word B	L	Н
L	Word A <	< Word B	Н	L



ON Semiconductor

http://onsemi.com





CDIP-16 L SUFFIX CASE 620 MC10166L AWLYYWW



PDIP-16 P SUFFIX CASE 648 MC10166P AWLYYWW



PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

DIP PIN ASSIGNMENT

	1		\neg		1	
v_{CC1}		1		16		V_{CC2}
A>B		2		15		Ē
A <b< td=""><td></td><td>3</td><td></td><td>14</td><td></td><td>B2</td></b<>		3		14		B2
В0		4		13		A2
A0		5		12		A3
A1		6		11		В3
B1		7		10		B4
V_{EE}		8		9		A4

Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping
MC10166L	CDIP-16	25 Units / Rail
MC10166P	PDIP-16	25 Units / Rail
MC10166FN	PLCC-20	46 Units / Rail

					٦	Test Limits	3			
		Pin Under	-30	0∘C		+25°C		+8	1	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Curren	ΙE	8		117		85	106		117	mAdc
Input Current	linH	5		350			220		220	μAdc
	linL	5	0.5		0.5			0.3		μAdc
Output Voltage Logic	1 V _{OH}	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic	V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic	1 V _{OHA}	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load)									ns
Propagation Data to Outpu Delay	t t9+2+ t9-2- t11-2+ t11+2- t7+3+ t7-3-	2 2 2 2 3 3	1.0 1.0 1.0 1.0 1.0	8.0 8.0 8.0 8.0 8.0	1.0 1.0 1.0 1.0 1.0	6.0 6.0 6.0 6.0 6.0 6.0	7.6 7.6 7.6 7.6 7.6 7.6	1.0 1.0 1.0 1.0 1.0	8.4 8.4 8.4 8.4 8.4	
Enable to Outpu	t t ₁₅₋₃₊	3 3	1.0 1.0	3.8 3.8	1.0 1.0	2.5 2.5	3.6 3.6	1.0 1.0	4.0 4.0	
Rise Time (20 to 80%) t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	
Fall Time (20 to 80%) t ₂₋	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VOL	TAGE VALUI	ES (Volts)			
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE		
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2		
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2		
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2		
			Pin	TEST	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)	
Power Supply Drain	Current	ΙΕ	8		4,7,10,11,14			8	1, 16	
Input Current		linH	5	5				8	1, 16	
		l _{inL}	5		5			8	1, 16	
Output Voltage	Logic 1	Voн	2 3	5 4				8 8	1, 16 1, 16	
Output Voltage	Logic 0	VOL	2 3	5, 15 4, 15				8 8	1, 16 1, 16	
Threshold Voltage	Logic 1	Vона	2 3	5 4			15 15	8 8	1, 16 1, 16	
Threshold Voltage	Logic 0	VOLA	2 3	5 4		15 15		8 8	1, 16 1, 16	
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0	
Propagation Delay [Oata to Output	t9+2+ t9-2- t11-2+ t11+2- t7+3+ t7-3-	2 2 2 2 3 3	12 12 6 6		9 9 11 11 7 7	2 2 2 2 3 3	8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16	
Ena	able to Output	t ₁₅ –3+ t ₁₅₊₃ –	3 3	10 10		15 15	3 3	8 8	1, 16 1, 16	
Rise Time	(20 to 80%)	t ₂₊	2			9	2	8	1, 16	
Fall Time	(20 to 80%)	t ₂ _	2			9	2	8	1, 16	

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

APPLICATION INFORMATION

FIGURE 1 — 9-BIT MAGNITUDE COMPARATOR

B7 A8

ВЗ B4

A < B

MC10166

В1 B2

A > B

A>B A<B A = B

For 9-Bit Word

RΛ




FIGURE 2 — 25-BIT MAGNITUDE COMPARATOR

B0

Α0

B0

Α0

The MC10166 compares the magnitude of two 5-bit words. Two outputs are provided which give a high level for A > B and A < B. The A = B function can be obtained by wire-ORing these outputs (a low level indicates A = B) or by NORing the outputs (a high level indi-

For longer word lengths, the MC10166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A > B and A < B outputs are fed to the A0 and B0 inputs respectively of the next device. The connection for an A = B output is also shown. The worst case delay time of serial expansion is equal to the number of comparators times the data-to-output delay.


For shorter delay times than possible with serial expansion, devices can be cascaded. Figure 2 shows a 25-bit cascaded comparator whose worst case delay is two data-to-output delays. The cascaded scheme can be extended to longer word lengths.

Quad Latch

The MC10168 is a Quad Latch with common clocking to all four latches. Separate output enabling gates are provided for each latch, allowing direct wiring to a bus. When the clock is high, outputs will follow the D inputs. Information is latched on the negative-going transition of the clock.

- $P_D = 310 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = G$ to Q = 2 ns typ
 - D to Q = 3 ns typ
 - C to Q = 4 ns typ
- t_r , $t_f = 2.0$ ns typ (20%-80%)

LOGIC DIAGRAM



TRUTH TABLE

G	С	D	Q _{n+1}
Н	Х	Х	L
L	L	Х	Qn
L	Н	L	L
L	Н	Н	Н



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS

16 ____________

MC10168L

AWLYYWW



CDIP-16 **L SUFFIX**

CASE 620

PDIP-16

P SUFFIX CASE 648 MC10168P **AWLYYWW**



PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10168L	CDIP-16	25 Units / Rail
MC10168P	PDIP-16	25 Units / Rail
MC10168FN	PLCC-20	46 Units / Rail

					٦	Test Limits	5			
		Pin Under	-30)°C		+25°C		+85	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		82		60	75		82	mAdc
Input Current	l _{inH}	3,7,9,14 4,5,10,12 13		390 425 460			245 265 290		245 265 290	μAdc
	l _{inL}	*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	2 6	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 6	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 6	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 6		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Delay Data Gate Clock	t ₃₊₂₊ t ₅₋₂₊ t ₁₃₊₂₊	2 2 2	1.0 1.0 1.0	5.6 3.2 5.8	1.0 1.0 1.0	3.0 2.0 4.0	5.4 3.1 5.6	1.1 1.0 1.2	5.9 3.4 6.2	
Setup Time	t ₃₊₁₃₊	2	2.5		2.5			2.5		
Hold Time	t ₁₃₊₃₊	2	1.0		1.0			1.0		
Rise Time (20 to 80%)	t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	
Fall Time (20 to 80%)	t ₂ _	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	BELOW				
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	1, 16
Input Current		linH	3,7,9,14 4,5,10,12 13	* * 13				8 8 8	1, 16 1, 16 1, 16
		l _{inL}	*		*			8	1, 16
Output Voltage	Logic 1	Vон	2 6	3, 13 7, 13				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 6	3, 5 4, 7				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 6	13 13		3 7		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 6	13 13			3 7	8 8	1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay	Data Gate Clock	t ₃₊₂₊ t ₅₋₂₊ t ₁₃₊₂₊	2 2 2			3 5 13	2 2 2	8 8 8	1, 16 1, 16 1, 16
Setup Time		t3+13+	2					8	1, 16
Hold Time		t ₁₃₊₃₊	2					8	1, 16
Rise Time	(20 to 80%)	t ₂₊	2			3	2	8	1, 16
Fall Time	(20 to 80%)	t ₂ _	2			3	2	8	1, 16

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

9+2-Bit Parity Generator/ Checker


The MC10170 is a 11-bit parity circuit, which is segmented into 9 data bits and 2 control bits.

Output A generates odd parity on 9 bits; that is, Output A goes high for an odd number of high logic levels on the bit inputs in only 2 gate delays.

The Control Inputs can be used to expand parity to larger numbers of bits with minimal delay or can be used to generate even parity. To expand parity to larger words, the MC10170 can be used with the MC10160 or other MC10170's. The MC10170 can generate both even and odd parity.

- $P_D = 300 \text{ mW typ/pkg (No Load)}$
- t_{pd} = 2.5 ns typ (Control Inputs to B Output) 4.0 ns typ (Data Inputs to A Output) 6.0 ns typ (Data Inputs to B Output)
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM




INPUTS	OUTF	PUTS		
Sum of	Odd Parity	Even Parity		
D Inputs at High Level	Output A	Output B		
Even	Low	High		
Odd	High	Low		




ON Semiconductor

http://onsemi.com





CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10170L	CDIP-16	25 Units / Rail
MC10170P	PDIP-16	25 Units / Rail
MC10170FN	PLCC-20	46 Units / Rail

						٦	Test Limits	5			
			Pin Under	-30)°C		+25°C		+85	5°C	1
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		78		57	71		78	mAdc
Input Current		l _{inH}	3 5		350 350			200 220		220 220	μAdc
		linL	3	0.5		0.5			0.3		μAdc
Output Voltage	e Logic 1	Voн	2 15	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	e Logic 0	VOL	2 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Vol	tage Logic 1	Vона	2 15	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Vol	tage Logic 0	VOLA	2 15		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Tim	es (50Ω Load)										ns
Propagation D	Delay	^t 13+15+ ^t 14–15– ^t 3+2– ^t 3–15+	15 15 2 15	1.5 1.5 2.0 4.0	4.2 4.2 6.6 9.5	1.5 1.5 2.0 4.0	2.5 2.5 4.0 6.0	4.0 4.0 6.0 8.8	1.5 1.5 2.0 4.0	4.4 4.4 6.6 9.5	
Rise Time	(20 to 80%)	t ₂₊	2	1.5	4.3	1.5	2.0	3.9	1.5	4.3	
Fall Time	(20 to 80%)	t ₂ _	2	1.5	4.3	1.5	2.0	3.9	1.5	4.3	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW				
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙΕ	8						1, 16
Input Current		linH	3 5	3 5				8 8	1, 16 1, 16
		l _{inL}	3		3			8	1, 16
Output Voltage	Logic 1	Vон	2 15	3, 4, 5 14				8 8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	2 15	4, 5 13, 14				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 15			5 13		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 15				5 13	8 8	1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0
Propagation Delay		t ₁₃₊₁₅₊ t ₁₄₋₁₅₋ t ₃₊₂₋ t ₃₋₁₅₊	15 15 2 15			13 14 3 3	15 15 2 15	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2			3	2	8	1, 16
Fall Time	(20 to 80%)	t ₂ _	2			3	2	8	1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual Binary to 1-4 Decoder (Low)

The MC10171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

- $P_D = 325 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)




TRUTH TABLE

ENAE	BLE INF	PUTS	INP	UTS				OUT	PUTS			
Ē	E0	E1	Α	В	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	L	L	L	L	L	Н	Н	Н	L	Н	Н	Н
L	L	L	L	Н	Н	L	Н	Н	Н	L	Н	Н
L	L	L	Н	L	Н	Н	L	Н	Н	Н	L	Н
L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	L
L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	Х	Χ	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н



ON Semiconductor

http://onsemi.com




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping
MC10171L	CDIP-16	25 Units / Rail
MC10171P	PDIP-16	25 Units / Rail
MC10171FN	PLCC-20	46 Units / Rail

						٦	Test Limits	5			
			Pin Under	-30)°C		+25°C		+85	5°C	1
Chara	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	y Drain Current	ΙE	8		85		65	77		85	mAdc
Input Current	:	linH	14		350			220		220	μAdc
		linL	14	0.5		0.5			0.3		μAdc
Output Voltag	ge Logic 1	Vон	6 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltag	ge Logic 0	VOL	13	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Vo	oltage Logic 1	VOHA	6 13	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Vo	oltage Logic 0	VOLA	6 13		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Tim	nes (50Ω Load)										ns
Propagation I	Delay	t ₇₊₆₊ t ₇₋₆₋ t ₇₊₁₃₊ t ₇₋₁₃₋	6 6 13 13	1.5 1.5 1.5 1.5	6.2 6.2 6.2 6.2	1.5 1.5 1.5 1.5	4.0 4.0 4.0 4.0	6.0 6.0 6.0 6.0	1.5 1.5 1.5 1.5	6.4 6.4 6.4 6.4	
Rise Time	(20 to 80%)	^t 6+ ^t 13+	6 13	1.0 1.0	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.4 3.4	
Fall Time	(20 to 80%)	t ₆₋ t ₁₃₋	6 13	1.0 1.0	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.4 3.4	

ELECTRICAL CHARACTERISTICS (continued)


					TEST VOL	TAGE VALU	ES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	TEST V	OLTAGE APP	LIED TO PI	NS LISTED B	ELOW	α, ,			
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain	Current	ΙΕ	8	2,7,9,14,15				8	1, 16
Input Current		linH	14	14				8	1, 16
		l _{inL}	14		14			8	1, 16
Output Voltage	Logic 1	Vон	6 13	15 15				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	13		2,7,9,14,15			8	1, 16
Threshold Voltage	Logic 1	Vона	6 13			15 15		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	6 13		2,9,14,15 2,7,14,15		7 9	8 8	1, 16 1, 16
Switching Times	(50Ω Load)				+0.31V	Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₇₊₆₊ t ₇₋₆₋ t ₇₊₁₃₊ t ₇₋₁₃₋	6 6 13 13		2,9,14,15 2,9,14,15 2,9,14,15 2,9,14,15	7 7 7 7	6 6 13 13	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	^t 6+ ^t 13+	6 13			7 7	6 13	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₆₋ t ₁₃₋	6 13			7 7	6 13	8 8	1, 16 1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual Binary to 1-4 Decoder (High)

The MC10172 is a binary-coded $\underline{2}$ line to dual 4 line decoder with selected outputs high. With either $\underline{E0}$ or $\underline{E1}$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

- $P_D = 325 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.0 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)



V_{CC1} 16 V_{CC2} Ē <u>E1</u> 15 Q13 E0 3 14 Q00 Q12 13 Q01 Q11 5 12 Q10 11 Q02 Q03 В 10 9 VEE

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

Ē	E1	E0	Α	В	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	Н	Н	L	L	Н	L	L	L	Н	L	L	L
L	Н	Н	L	Н	L	Н	L	L	L	Н	L	L
L	Н	Н	Н	L	L	L	Н	L	L	L	Н	L
L	Н	Н	Н	Н	L	L	L	Н	L	L	L	н
L	L	Н	L	L	L	L	L	L	Н	L	L	L
L	Н	L	L	L	Н	L	L	L	L	L	L	L
Н	Х	Χ	Χ	Χ	L	L	L	L	L	L	L	L



ON Semiconductor

http://onsemi.com


MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 16 MC10172L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10172L	CDIP-16	25 Units / Rail
MC10172P	PDIP-16	25 Units / Rail
MC10172FN	PLCC-20	46 Units / Rail

						7	est Limits	3			
			Pin Under	-30)°C		+25°C		+85	5°C	1
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	y Drain Current	ΙΕ	8		85		65	77		85	mAdc
Input Current		linH	14		350			220		220	μAdc
		linL	14	0.5		0.5			0.3		μAdc
Output Voltag	ge Logic 1	Vон	6 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltag	ge Logic 0	VOL	13	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Vol	Itage Logic 1	Vона	6 13	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Vol	Itage Logic 0	VOLA	6 13		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Tim	nes (50Ω Load)										ns
Propagation [Delay	t ₇₊₆ - t ₇₋₆₊ t ₇₊₁₃ - t ₇₋₁₃₊	6 6 13 13	1.5 1.5 1.5 1.5	6.2 6.2 6.2 6.2	1.5 1.5 1.5 1.5	4.0 4.0 4.0 4.0	6.0 6.0 6.0 6.0	1.5 1.5 1.5 1.5	6.4 6.4 6.4 6.4	
Rise Time	(20 to 80%)	^t 6+ ^t 13+	6 13	1.0 1.0	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.4 3.4	
Fall Time	(20 to 80%)	t ₆₋ t ₁₃₋	6 13	1.0 1.0	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.4 3.4	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VOL	TAGE VALU	ES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE APF	LIED TO PI	NS LISTED B	ELOW	
Characteristic Symbol Test			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)	
Power Supply Drain	Current	ΙΕ	8					8	1, 16
Input Current		linH	14	14				8	1, 16
		linL	14		14			8	1, 16
Output Voltage	Logic 1	VOH	6 13	2 14				8 8	1, 16 1, 16
Output Voltage	Logic 0	Vol	13	15	2,7,9,14			8	1, 16
Threshold Voltage	Logic 1	VOHA	6 13			2 14		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	6 13		2,9,14 2,7,14		7 9	8 8	1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₇₊₆ - t ₇₋₆₊ t ₇₊₁₃₋ t ₇₋₁₃₊	6 6 13 13	2 2 14 14	9, 14 9, 14 2, 9 2,9	7 7 7 7	6 6 13 13	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	^t 6+ ^t 13+	6 13	2 14	9, 14 2, 9	7 7	6 13	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₆₋ t ₁₃₋	6 13	2 14	9, 14 2, 9	7 7	6 13	8 8	1, 16 1, 16


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input Multiplexer/ Latch

The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

- $P_D = 275 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.5 \text{ ns typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

SELECT	CLOCK	Q0 _{n+1}
Н	L	D00
L	L	D01
Х	Н	Q0 _n



ON Semiconductor

http://onsemi.com





CDIP-16 L SUFFIX CASE 620

MC10173L AWLYYWW



PDIP-16 P SUFFIX CASE 648 MC10173P

AWLYYWW



PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping			
MC10173L	CDIP-16	25 Units / Rail			
MC10173P	PDIP-16	25 Units / Rail			
MC10173FN	PLCC-20	46 Units / Rail			

				Test Limits							
			Pin Under	-30	0°C	+25°C			+8	5°C	1
Characteristic		Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		73			66		73	mAdc
Input Current		l _{inH}	5 6 7 9		470 470 400 400			295 295 250 250		295 295 250 250	μAdc
		linL	All	0.5		0.5			0.3		μAdc
Output Voltage	e Logic 1	Vон	1 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	e Logic 0	VOL	1 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Volt	tage Logic 1	Vона	1 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Volt	tage Logic 0	Vola	1 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Time	es (50Ω Load)										ns
Propagation Delay	Data Input	t ₆₊₁₊ t ₆₋₁₋ t ₅₊₁₊ t ₅₋₁₋	1 1 1 1	0.8 0.8 0.8 0.8	3.7 3.7 3.7 3.7	1.0 1.0 1.0 1.0	2.5 2.5 2.5 2.5	3.5 3.5 3.5 3.5	1.1 1.1 1.1 1.1	5.3 5.3 5.3 5.3	
	Clock Input	^t 7–1+ ^t 7–1–	1 1	1.6 1.6	7.2 7.2	1.6 1.6	4.5 4.5	6.8 6.8	1.4 1.4	6.8 6.8	
	Select Input	t9+1+ t9+1- t9-1+ t9-1-	1 1 1 1	1.1 1.1 1.1 1.1	6.2 6.2 6.2 6.2	1.3 1.3 1.3 1.3	3.5 3.5 3.5 3.5	5.7 5.7 5.7 5.7	1.2 1.2 1.2 1.2	6.7 6.7 6.7 6.7	
Setup TIme	Data Input Select Input	^t setup ^t setup	1 1	2.0 3.0		2.0 3.0	1.5 2.5		2.0 3.0		
Hold TIme	Data Input Select Input	^t hold ^t hold	1 1	2.5 1.5		2.5 1.5	0.0 -0.5		2.5 1.5		
Rise Time	(20 to 80%)	t+	1	1.2	4.0	1.5	2.0	3.5	1.4	4.0	
Fall Time	(20 to 80%)	t–	1	1.2	4.0	1.5	2.0	3.5	1.4	4.0	

^{*} V_{ILmin} applied to each input pin, one at a time.

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	1
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW] ", ,
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	16
Input Current			5 6 7 9	5 6 7 9				8 8 8 8	16 16 16 16
		linL	All		*			8	16
Output Voltage	Logic 1	VOH	1 2	6, 9 5	7 7			8 8	16 16
Output Voltage	Logic 0	V _{OL}	1 2	9	7 7			8 8	16 16
Threshold Voltage	Logic 1	Vона	1 2	9	7 7	6 5		8 8	16 16
Threshold Voltage	Logic 0	V _{OLA}	1 2	9	7 7		6 5	8 8	16 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay	Data Input	^t 6+1+ ^t 6-1- ^t 5+1+ ^t 5-1-	1 1 1	9	7 7 7 7	6 6 5 5	1 1 1 1	8 8 8	16 16 16 16
	Clock Input	t _{7–1+} t _{7–1–}	1 1			5, 7 5, 7	1 1	8 8	16 16
	Select Input	t9+1+ t9+1- t9-1+ t9-1-	1 1 1	6 5 5 6	7 7 7 7	9 9 9 9	1 1 1	8 8 8	16 16 16 16
Setup TIme	Data Input Select Input	^t setup ^t setup	1 1	6		5, 7 7, 9	1 1	8 8	16 16
Hold Time	Data Input Select Input	^t hold ^t hold	1 1	6		5, 7 7, 9	1 1	8 8	16 16
Rise Time	(20 to 80%)	t+	1	5		7	1	8	16
Fall Time	(20 to 80%)	t–	1			7	1	8	16

^{*} V_{ILmin} applied to each input pin, one at a time.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual 4 to 1 Multiplexer

The MC10174 is a high speed dual channel multiplexer with output enable capability. The select inputs determine one of four active data inputs for each multiplexer. An output enable forces both outputs low when in the high state.

- $P_D = 305 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 3.5 \text{ ns typ (Dta to output)}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

ENABLE	ADDRESS	SINPUTS	OUTPUTS						
Ē	В	А	Q0	Q1					
Н	Х Х		L	L					
L	L L		D00	D10					
L	L	Н	D01	D11					
L	Н	L	D02	D12					
L	Н	Н	D03	D13					



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS

<u>:ŏooooooo</u>

MC10174L

AWLYYWW

16



CDIP-16 **L SUFFIX CASE 620**

PDIP-16 **P SUFFIX CASE 648** 16 MC10174P **AWLYYWW**



PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping		
MC10174L	CDIP-16	25 Units / Rail		
MC10174P	PDIP-16	25 Units / Rail		
MC10174FN	PLCC-20	46 Units / Rail		

ELECTRICAL CHARACTERISTICS

						7	Test Limits	<u> </u>			
			Pin Under	-30)°C	+25°C			+8	5°C	1
Charact	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply I	Drain Current	ΙΕ	8		80		58	73	80		mAdc
Input Current		l _{inH}	4 14		350 525			220 330		220 330	μAdc
		l _{inL}	4	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	VOH	15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Volta	age Logic 1	VOHA	15	-1.080		-0.980			-0.910		Vdc
Threshold Volta	age Logic 0	VOLA	15		-1.655			-1.630		-1.595	Vdc
Switching Time	es (50Ω Load)										ns
Propagation De	elay	t ₁₃₊₁₅₊ t ₁₃₋₁₅₋ t ₇₊₁₅₋ t ₇₋₁₅₊ t ₁₄₊₁₅₋ t ₁₄₋₁₅₊	15 15 15 15 15 15	1.4 1.4 1.9 1.9 1.0	5.0 5.0 6.6 6.6 3.3 3.3	1.5 1.5 2.0 2.0 1.0	3.5 3.5 5.0 5.0 2.0 2.0	4.7 4.7 6.2 6.2 3.1 3.1	1.4 1.4 2.1 2.1 0.9 0.9	5.0 5.0 6.6 6.6 3.4 3.4	
Rise Time	(20 to 80%)	t+	15	1.0	3.4	1.1	2.0	3.3	1.1	3.6	
Fall Time	(20 to 80%)	t–	15	1.0	3.4	1.1	2.0	3.3	1.1	3.6	

ELECTRICAL CHARACTERISTICS (continued)


Each MECL 10,000 series c signed to meet the dc specific					TEST VO	LTAGE VALU	JES (Volts)		
test table, after thermal equili tablished. The circuit is in a tes	brium has been es-	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
on a printed circuit board and greater than 500 linear fpm is r	I transverse air flow	−30°C		-0.890	-1.890	-1.205	-1.500	-5.2	
are terminated through a 50-c volts. Test procedures are s	hown for only one		+25°C		-1.850	-1.105	-1.475	-5.2	
gate. The other gates are tested in the same manner.			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	<i>(</i>),
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		l _{inH}	4 14	4 14				8 8	1, 16 1, 16
		l _{inL}	4		4			8	1, 16
Output Voltage	Logic 1	Vон	15	13				8	1, 16
Output Voltage	Logic 0	VOL	15	14				8	1, 16
Threshold Voltage	Logic 1	Vона	15			13		8	1, 16
Threshold Voltage	Logic 0	VOLA	15			14		8	1, 16
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t ₁₃₊₁₅₊ t ₁₃₋₁₅₋ t ₇₊₁₅₋ t ₇₋₁₅₊ t ₁₄₊₁₅₋ t ₁₄₋₁₅₊	15 15 15 15 15 15	11 11 13 13		13 13 7 7 14 14	15 15 15 15 15 15	8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t+	15	13		14	15	8	1, 16
Fall Time	(20 to 80%)	t–	15	13		14	15	8	1, 16

Quint Latch

The MC10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.

- $P_D = 400 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.5 \text{ ns typ (Data to Output)}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)



TRUTH TABLE

D	C0	C1	Reset	Q _{n+1}
L	L	L	Х	L
Н	L	L	Х	Н
Х	Н	Х	L	Qn
Х	Χ	Н	L	Qn
Х	Н	Х	Н	L
Х	Χ	Н	Н	L



ON Semiconductor

http://onsemi.com

MARKING **DIAGRAMS**



CDIP-16 **L SUFFIX CASE 620**

16 <u>:ŏooooooo</u> MC10175L **AWLYYWW**



PDIP-16 **P SUFFIX CASE 648** MC10175P **AWLYYWW** Ŭ00000



PLCC-20 **FN SUFFIX CASE 775**



= Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

DIP PIN ASSIGNMENT

	1		\neg \vdash		1	
v_{CC1}		1	Ŭ	16		V_{CC2}
Q2		2		15		Q1
Q3		3		14		Q0
Q4		4		13		D2
D4		5		12		D1
C0		6		11		RESET
C1		7		10		D0
V_{EE}		8		9		D3

Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10175L	CDIP-16	25 Units / Rail
MC10175P	PDIP-16	25 Units / Rail
MC10175FN	PLCC-20	46 Units / Rail

			Test Limits							
		Pin Under	–30°C		+25°C			+85°C		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Curre	nt I _E	8		107		78	97		107	mAdc
Input Current	linH	6 7 10 11		460 460 460 1000			290 290 290 650		290 290 290 650	μAdc
	linL	All	0.5		0.5			0.3		μAdc
Output Voltage Logi	1 V _{OH}	14 15	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logi	0 V _{OL}	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logi	1 V _{OHA}	14 15	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logi	0 V _{OLA}	14 15		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Loa	ıd)									ns
Data In	t ₁₀₊₁₄₊	14 14	1.0 1.0	3.6 3.6	1.0 1.0		3.5 3.5	1.0 1.0	3.6 3.6	
Clock In	t ₆₋₁₄₊	14 14	1.0 1.0	4.7 4.7	1.0 1.0		4.3 4.3	1.0 1.0	4.4 4.4	
Reset In	t ₁₁₊₄ -	4 14	1.0 1.0	4.0 4.0	1.0 1.0		3.9 3.9	1.0 1.0	4.2 4.2	
Setup TIme Hold Time	^t setup ^t hold	14 14	2.5 1.5		2.5 1.5			2.5 1.5		
Rise Time (20 to 80	%) t+	14	1.0	3.6	1.1		3.5	1.1	3.7	
Fall Time (20 to 80	%) t–	14	1.0	3.6	1.1		3.5	1.1	3.7	

Individually test each input; apply V_{ILmin} to pin under test.
 Output latched to high logic state prior to test.

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	()/>				
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	1, 16
Input Current		linH	6 7 10 11	6 7 10 11				8 8 8	1, 16 1, 16 1, 16 1, 16
		linL	All		Note 1.			8	1, 16
Output Voltage	Logic 1	Voн	14 15	10 12	6 6			8 8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	14 15		6, 10 6, 12			8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	14 15		6 6	10 12		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	14 15		6 6		10 12	8 8	1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	−3.2 V	+2.0 V
	Data Input	t ₁₀₊₁₄₊ t ₁₀₋₁₄₋	14 14		6, 7 6, 7	10 10	14 14	8 8	1, 16 1, 16
	Clock Input	^t 6–14+ ^t 6–14–	14 14		7 7	10, 6 10, 6	14 14	8 8	1, 16 1, 16
	Reset Input	^t 11+4– ^t 11+14–	4 14	5 10	6 6	7, 11 7, 11	4 (2.) 14 (2.)	8 8	1, 16 1, 16
Setup TIme Hold Time		^t setup ^t hold	14 14		7 7	6, 10 6, 10	14 14	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t+	14		6, 7	10	14	8	1, 16
Fall Time	(20 to 80%)	t–	14		6, 7	10	14	8	1, 16

^{1.} Individually test each input; apply V_{ILmin} to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

^{2.} Output latched to high logic state prior to test.

Hex D Master/Slave Flip-Flop

The MC10176 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

- $P_D = 460 \text{ mW typ/pkg (No Load)}$
- $f_{toggle} = 150 \text{ MHz (typ)}$
- t_r , $t_f = 2.0$ ns typ (20%-80%)

LOGIC DIAGRAM D0 Q0 D1 Q1 6 D2 Q2 D3 10 13 Q3 D4 11 Q4 V_{CC1} = PIN 1 V_{CC2} = PIN 16 VEE = PIN 8 15 Q5 CLOCK

CLOCKED TRUTH TABLE


С	D	Q _{n+1}
L	Х	Qn
H*	L	L
H*	Н	Н

*A clock H is a clock transition from a low to a high state.



ON Semiconductor

http://onsemi.com




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

_		_
Device	Package	Shipping
MC10176L	CDIP-16	25 Units / Rail
MC10176P	PDIP-16	25 Units / Rail
MC10176FN	PLCC-20	46 Units / Rail

					٦	Test Limits	5			
		Pin Under	-30	–30°C		+25°C			5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		121		88	110		121	mAdc
Input Current	l _{inH}	5 9		350 495			220 310		220 310	μAdc
	l _{inL}	5 9	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	Vон	2† 15†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2† 15†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2† 15†	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	2† 15†		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load) Clock Input										ns
Propagation Delay	t9+2+ t9+2-	2 2	1.6 1.6	4.6 4.6	1.6 1.6		4.5 4.5	1.6 1.6	5.0 5.0	
Rise Time (20 to 80%)	t ₂₊	2	1.0	4.1	1.1		4.0	1.1	4.4	
Fall Time (20 to 80%)	t ₂₋	2	1.0	4.1	1.1		4.0	1.1	4.4	
Setup Time	^t setup	2	2.5		2.5			2.5		ns
Hold Time	^t hold	2	1.5		1.5			1.5		ns
Toggle Frequency (Max)	f _{tog}	2	125		125	150		125		MHz

[†] Output level to be measured after a clock pulse has been applied to the C Input (Pin 9) VIHmax VILmin

ELECTRICAL CHARACTERISTICS (continued)

					TEST VOI	TAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE]
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2]
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2]
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	NS LISTED	BELOW	()()
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Current		ΙΕ	8					8	1, 16
Input Current		linH	5 9	5 9				8 8	1, 16 1, 16
		l _{inL}	5 9		5 9			8 8	1, 16 1, 16
Output Voltage	Logic 1	VOH	2† 15†	5 12				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2† 15†		5 12			8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2† 15†			5 12		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2† 15†				5 12	8 8	1, 16 1, 16
Switching Times (50	Ω Load)			+1.11Vdc	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Clock Input Propagation	on Delay	t ₉₊₂₊ t ₉₊₂₋	2 2			5, 9 5, 9	2 2	8 8	1, 16 1, 16
Rise Time (20	to 80%)	t ₂₊	2			5, 9	2	8	1, 16
Fall Time (20	to 80%)	t ₂ _	2			5, 9	2	8	1, 16
Setup Time		t _{setup}	2			5, 9	2	8	1, 16
Hold Time		t _{hold}	2			5, 9	2	8	1, 16
Toggle Frequency (Max)		f _{tog}	2					8	1, 16

[†] Output level to be measured after a clock pulse has been applied to the C Input (Pin 9)

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


Binary Counter

The MC10178 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

- $P_D = 370 \text{ mW typ/pkg (No Load)}$
- f_{toggle}=150 MHz (typ)
- t_r , $t_f = 2.7$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

	INPUTS							OUT	PUTS	
R	S0	S1	S2	S3	C1	C2	Q0	Q1	Q2	Q3
Н	L	L	L	L	Х	Х	L	L	L	L
L	Н	Н	Н	Н	Х	Х	Н	Н	Н	Н
L	L	L	L	L	Н	Х		No C	ount	
L	L	L	L	L	Χ	Н		No C	ount	
L	L	L	L	L	*	*	L	L	L	L
L	L	L	L	L	*	*	Н	L	L	L
L	L	L	L	L	*	*	L	Н	L	L
L	L	L	L	L	*	*	Н	Н	L	L
L	L	L	L	L	*	*	L	L	Н	L
L	L	L	L	L	*	*	Н	L	Н	L
L	L	L	L	L	*	*	L	Н	Н	L
L	L	L	L	L	*	*	Н	Н	Н	L
L	L	L	L	L	*	*	L	L	L	Н
L	L	L	L	L	*	*	Н	L	L	Н
L	L	L	L	L	*	*	L	Н	L	Н
L	L	L	L	L	*	*	Н	Н	L	Н
L	L	L	L	L	*	*	L	L	Н	Н
L	L	L	L	L	*	*	Н	L	Н	Н
L	L	L	L	L	*	*	L	Н	Н	Н
L	L	L	L	L	*	*	Н	Н	Н	Н
** VII -		- Clock	k transitio	on from \	/ _{IL} to V _{II}	H may be	e applied	to C ₁ or	C ₂ or be	oth for




ON Semiconductor

http://onsemi.com





PDIP-16 P SUFFIX CASE 648



MARKING



PLCC-20 FN SUFFIX CASE 775

A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

DIP PIN ASSIGNMENT

		$\overline{}$	\Box	
v_{CC1}	1	16	Ш	V_{CC2}
Q3	2	15		Q0
<u>Q3</u>	3	14		$\overline{\mathrm{Q0}}$
Q2	4	13		Q1
S3	5	12		CLOCK 1
S2	6	11		S0
S1	7	10		CLOCK 2
V_{EE}	8	9		RESET

Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping
MC10178L	CDIP-16	25 Units / Rail
MC10178P	PDIP-16	25 Units / Rail
MC10178FN	PLCC-20	46 Units / Rail

					٦	Test Limits	6			
		Pin Under	-30)°C		+25°C		+8	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		97			88		97	mAdc
Input Current	l _{inH}	12 11 9		390 350 650			245 220 410		245 220 410	μAdc
	l _{inL}	*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Vон	14 15	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	VOHA	3 14 15	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	3 14 15		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Clock Input Delay	^t 12+15+ ^t 12–13– ^t 12+4– ^t 12–3+	15 13 4 3	1.4 1.9 2.9 3.9	5.0 9.4 12.3 14.9	1.5 2.0 3.0 4.0	3.5 6.0 8.5 11.0	4.8 9.2 12.0 14.5	1.5 2.0 3.0 4.0	5.3 9.8 12.8 15.5	
Rise Time (20 to 80%)	^t 15+	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Fall Time (20 to 80%)	t ₁₅ _	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Set Input Reset Input	^t 11–15+ ^t 9–15+	15 15	1.4 1.4	5.2 5.2	1.5 1.5		5.0 5.0	1.5 1.5	5.5 5.5	
Counting Frequency	fcount	15	125		125	150		125		MHz

^{*} Individually test each input applying V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain C	Current	ΙΕ	8	9				8	1, 16
Input Current		l _{inH}	12 11 9	12 11 9				8 8 8	1, 16 1, 16 1, 16
		linL	*		*			8	1, 16
Output Voltage	Logic 1	Vон	14 15	9 11				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	14 15	11 9				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	3 14 15			5 11 9		8 8 8	1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	3 14 15				5 11 9	8 8 8	1, 16 1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	Data Input	^t 12+15+ ^t 12-13- ^t 12+4- ^t 12-3+	15 13 4 3			12 12 12 12	15 13 4 3	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t+	15			12	15	8	1, 16
Fall Time	(20 to 80%)	t–	15			12	15	8	1, 16
Set Input Reset Input		^t 11–15+ ^t 9–15+	15 15			11 9	15 15	8 8	1, 16 1, 16
Counting Frequency		f _{count}	15			12	15	8	1, 16

^{*} Individually test each input applying V_{IL} to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

4-Bit Arithmetic Logic Unit/ Function Generator

The MC10181 is a high–speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four–bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

- $P_D = 600 \text{ mW typ/pkg (No Load)}$
- t_{pd} (typ): A1 to F = 6.5 ns
- C_n to $C_{n+4} = 3.1$ ns
- A1 to $P_G = 5.0 \text{ ns}$
- A1 to $G_G = 4.5 \text{ ns}$
- A1 to $C_{n+4} = 5.0$

LOGIC DIAGRAM 13 15 17 V_{CC1} = PIN 1 V_{CC2} = PIN 24 VEE = PIN 12 S0 S1 S2 S3 2 21 Α0 F0 20 B0 F1 3 18 A1 19 В1 F2 16 A2 F3 11 B2 10 **A**3 GG 9 В3 P_{G} 8 22 C_n C_{n+4}

F	Function Select			Function Select Logic Functions M is High C = D.C.				Arithmetic Operation M is Low C _n is low
S3	S2	S1	S0	F	F			
				$F = \overline{A}$ $F = \overline{A} + \overline{B}$ $F = A + B$ $F = Logical "1"$ $F = \overline{A} \cdot \overline{B}$ $F = \overline{B}$ $F = A \cdot \overline{B}$ $F = A + B$	F = A F = A plus $(A \bullet \overline{B})$ F = A plus $(A \bullet B)$ F = A times 2 F = $(A + B)$ plus 0 F = $(A + B)$ plus $(A \bullet \overline{B})$ F = A plus B F = A plus $(A + B)$ F = $(A + \overline{B})$ plus 0 F = A minus B minus 1 F = $(A + \overline{B})$ plus $(A \bullet B)$ F = A plus $(A + \overline{B})$ F = minus 1 (two's complement) F = $(A \bullet \overline{B})$ minus 1 F = $(A \bullet B)$ minus 1 F = A minus 1			



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-24 L SUFFIX CASE 623




A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

PIN ASSIGNMENT



Device	Package	Shipping
MC10181L	CDIP-24	15 Units / Rail



ELECTRICAL CHARACTERISTICS

					1	Test Limits	3			
		Pin Under	-30	0°C		+25°C		+8	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	12		159			145		159	mAdc
Input Current	l _{in} H	9 10 11 13 14 15 16 17 18 19 20 21 22 23		390 350 390 320 425 425 350 425 350 390 390 350 460 320			245 220 245 200 265 265 220 265 220 245 245 220 290 200		245 220 245 200 265 265 220 265 220 245 245 220 290 200	μAdc
Input Leakage Current	l _{in} L	9 10 11 13 14 15 16 17 18 19 20 21 22 23	0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5		0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5			0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3		μAdc
Output Voltage Logic 1	VOH	*	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	VOL	*	-2.000	-1.675	-1.990		-1.650	-1.920	-1.615	Vdc
Threshold Voltage Logic 1	Vона	*	-1.080		-0.980			-0.910		Vdc
Threshold Voltage Logic 0	Vola	*		-1.655			-1.630		-1.595	Vdc

^{*} Test all input-output combinations according to Function Table.

 $^{^{\}star\star}$ For threshold level test, apply threshold input level to only one input pin at a time.

ELECTRICAL CHARACTERISTICS (continued)

				TEST VOLTAGE VALUES (Volts)						
	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE	1		
		–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1		
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1		
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1		
		Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	1		
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(V _{CC})		
Power Supply Drain Current	ΙE	12					12	1, 24		
Input Current	^l inH	9 10 11 13 14 15 16 17 18 19 20 21 22 23	9 10 11 13 14 15 16 17 18 19 20 21 22 23				12 12 12 12 12 12 12 12 12 12 12 12 12	1, 24 1, 24		
Input Leakage Current	linL	9 10 11 13 14 15 16 17 18 19 20 21 22 23		9 10 11 13 14 15 16 17 18 19 20 21 22 23			12 12 12 12 12 12 12 12 12 12 12 12 12	1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24		
Output Voltage Logic	Voн	*	*	*			12	1, 24		
Output Voltage Logic (VOL	*	*	*			12	1, 24		
Threshold Voltage Logic		*			**	**	12	1, 24		
Threshold Voltage Logic (*			**	**	12	1, 24		

^{*} Test all input-output combinations according to Function Table.

^{**} For threshold level test, apply threshold input level to only one input pin at a time.

						AC	Switc	hing Cl	haracte	eristics		
					-30	°C *		+25°C		+85	°C *	
Characteristic	Symbol	Input	Output	Conditions†	Min	Max	Min	Тур	Max	Min	Max	Unit
Propagation Delay	t++,t	C _n	C _{n+4}	A0,A1,A2,A3	1.0	5.1	1.1	3.1	5.0	1.1	5.4	ns
Rise Time, Fall Time	t+,t-	C _n	C _{n+4}	A0,A1,A2,A3	1.0	3.2	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay Rise Time, Fall Time	t++,t+-	C _n	F1	A0	1.7	7.2	2.0	4.5	7.0	2.0	7.5	ns
	t-+,t	C _n	F1	A0	1.7	7.2	2.0	4.5	7.0	2.0	7.5	ns
	t+,t-	C _n	F1	A0	1.3	5.3	1.5	3.0	5.0	1.5	5.3	ns
Propagation Delay Rise Time, Fall Time	t++,t+-	A1	F1	_	2.6	10.4	3.0	6.5	10	3.0	10.8	ns
	t-+,t	A1	F1	_	2.6	10.4	3.0	6.5	10	3.0	10.8	ns
	t+,t-	A1	F1	_	1.3	5.4	1.5	3.0	5.0	1.5	5.3	ns
Propagation Delay	t++,t	A1	PG	\$0,\$3	1.6	7.0	2.0	5.0	6.5	2.0	7.0	ns
Rise Time, Fall Time	t+,t-	A1	PG	\$0,\$3	0.8	3.7	1.1	2.0	3.5	1.1	3.8	ns
Propagation Delay	t++,t	A1	G _G	A0,A2,A3,C _n	1.1	7.4	2.0	4.5	7.0	1.3	7.7	ns
Rise Time, Fall Time	t+,t-	A1	GG	A0,A2,A3,C _n	1.2	5.1	1.5	4.0	5.0	1.2	5.3	ns
Propagation Delay	t+,t+	A1	C _{n+4}	A0,A2,A3,C _n	1.7	7.3	2.0	5.0	7.0	2.0	7.8	ns
Rise Time, Fall Time	t+-,t-	A1	C _{n+4}	A0,A2,A3,C _n	1.0	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++,t-+	B1	F1	S3,C _n	2.7	11.3	3.0	8.0	11	3.0	11.9	ns
Rise Time, Fall Time	t+,t-	B1	F1	S3,C _n	1.2	5.3	1.5	3.5	5.0	1.5	5.3	ns
Propagation Delay	t++,t	B1	PG	S0,A1	1.6	7.7	2.0	6.0	7.5	2.0	8.0	ns
Rise Time, Fall Time	t+,t-	B1	PG	S0,A1	1.0	3.6	1.1	2.0	3.5	1.1	3.9	ns
Propagation Delay	t++,t	B1	G _G	S3,C _n	1.7	8.2	2.0	6.0	8.0	2.0	8.6	ns
Rise Time, Fall Time	t+,t-	B1	G _G	S3,C _n	1.4	5.2	1.5	3.0	5.0	1.2	5.4	ns
Propagation Delay	t+-,t-+	B1	C _{n+4}	S3,C _n	1.8	8.2	2.0	6.0	8.0	2.0	8.7	ns
Rise Time, Fall Time	t+,t-	B1	C _{n+4}	S3,C _n	0.9	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++,t+-	M	F1	_	2.4	10.3	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+,t-	M	F1	_	1.1	5.1	1.5	4.0	5.0	1.5	5.3	ns
Propagation Delay	t+,t+	S1	F1	A1,B1	2.5	10.7	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+-,t-	S1	F1	A1,B1	1.0	5.4	1.5	3.0	5.0	1.5	5.4	ns
Propagation Delay	t-+,t+-	S1	PG	A3,B3	1.7	8.3	2.0	6.0	8.0	2.0	8.4	ns
Rise Time, Fall Time	t+,t-	S1	PG	A3,B3	0.8	5.1	1.1	3.0	5.0	1.1	5.2	ns
Propagation Delay	t+-,t-+	S1	C _{n+4}	A3,B3	1.6	9.3	2.0	6.0	9.0	2.0	9.9	ns
Rise Time, Fall Time	t+,t-	S1	C _{n+4}	A3,B3	0.9	5.3	1.1	3.0	5.0	1.0	5.2	ns
Propagation Delay	t+,t+	S1	G _G	A3,B3	1.5	9.6	2.0	6.0	9.0	1.9	9.7	ns
Rise Time, Fall Time	t+-,t-	S1	G _G	A3,B3	0.8	6.2	0.8	3.0	6.0	0.8	6.5	ns

[†] Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. $V_{CC1} = V_{CC2} = +2.0 \text{ Vdc}, V_{EE} = -3.2 \text{ Vdc}$


^{*} L Suffix Only

Hex D Master-Slave Flip-Flop with Reset

The MC10186 contains six high–speed, master slave type "D" flip–flops. Clocking is common to all six flip–flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive–going Clock transition. Thus, outputs may change only on a positive–going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master–slave construction of this device. A COMMON RESET IS INCLUDED IN THIS CIRCUIT. RESET ONLY FUNCTIONS WHEN CLOCK IS LOW.

- $P_D = 460 \text{ mW typ/pkg (No Load)}$
- $f_{toggle} = 150 \text{ MHz (typ)}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



CLOCKED TRUTH TABLE

R	С	D	Qn + 1
L	L	Х	Qn
L	H*	L	L
L	H*	Н	Н
Н	L	Х	L

^{*}A clock H is a clock transition from a low to a high state.



ON Semiconductor

http://onsemi.com





CDIP-16 L SUFFIX CASE 620

MC10186L AWLYYWW UUUUUUUUU 1

MARKING



PDIP-16 P SUFFIX CASE 648






PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping
MC10186L	CDIP-16	25 Units / Rail
MC10186P	PDIP-16	25 Units / Rail
MC10186FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					7	Test Limits	5			
		Pin Under	-30)∘C	+25°C			+8	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		121		88	110		121	mAdc
Input Current	l _{inH}	5 9 1		350 495 920			220 310 575		220 310 575	μAdc
	linL	5	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Vон	2† 15†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2† 15†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2† 15†	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2† 15†		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50 Ω Load)										ns
Propagation Delay	t ₁₊₃ _ t ₁₊₄ _ t ₉₊₂₊ t ₉₊₂ _	3 4 2 2	1.6 1.6 1.6 1.6	4.6 4.6 4.6 4.6	1.6 1.6 1.6 1.6	2.5 2.5 3.5 3.5	4.5 4.5 4.5 4.5	1.6 1.6 1.6 1.6	5.0 5.0 5.0 5.0	
Rise Time (20 to 80%)	t ₂₊	2	1.0	4.1	1.1	1.8	4.0	1.1	4.4	
Fall Time (20 to 80%)	t ₂ _	2	1.0	4.1	1.1	1.8	4.0	1.1	4.4	
Setup Time	tsetup	2	2.5		2.5	2.5		2.5		ns
Hold Time	^t hold	2	1.5		1.5	-1.5		1.5		ns
Toggle Frequency (Max)	f _{tog}	2	125		125	150		125		MHz

[†] Output level to be measured after clock pulse. VII appears at clock input (Pin 9).

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	VIHmax	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	NS LISTED	BELOW	
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	16
Input Current		linH	5 9 1	5 9 1				8 8 8	16 16 16
		l _{inL}	5		5			8	16
Output Voltage	Logic 1	VOH	2† 15†	5 12				8 8	16 16
Output Voltage	Logic 0	VOL	2† 15†		5 12			8 8	16 16
Threshold Voltage	Logic 1	Vона	2† 15†			5 12		8 8	16 16
Threshold Voltage	Logic 0	VOLA	2† 15†				5 12	8 8	16 16
Switching Times	(50Ω Load)			+1.11Vdc	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₁₊₃ - t ₁₊₄ - t ₉₊₂₊ t ₉₊₂ -	3 4 2 2	6 7		1, 9 1, 9 5, 9 5, 9	3 4 2 2	8 8 8	16 16 16 16
Rise Time	(20 to 80%)	t ₂₊	2			5, 9	2	8	16
Fall Time	(20 to 80%)	t ₂ _	2			5, 9	2	8	16
Setup Time		^t setup	2			5, 9	2	8	16
Hold Time		t _{hold}	2			5, 9	2	8	16
Toggle Frequency (Ma	ax)	f _{tog}	2					8	16


 $[\]dagger$ Output level to be measured after clock pulse. $_{V_{IL}}$ appears at clock input (Pin 9).

Hex Buffer With Enable


The MC10188 is a high–speed hex buffer with a common Enable input. When Enable is in the high state, all outputs are in the low state. When Enable is in the low state, the outputs take the same state as the inputs.

- Power Dissipation = 180 mW typ/pkg (No Load)
- Propagation Delay = 2.0 ns typ (B Q)
 2.5 ns typ (A Q)

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

Inp	uts	Output
Х	Υ	OUT
L	L	L
L	Н	Н
Н	L	L
Н	Н	L




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10188L	CDIP-16	25 Units / Rail
MC10188P	PDIP-16	25 Units / Rail
MC10188FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

				Test Limits						
			Pin Under	-30)°C	+2	5°C	+8	5°C	1
Characteri	stic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Cu	urrent	ΙE	8		46		42		46	mAdc
Input Current		l _{inH}	5		425		265		265	μAdc
		linH	9		460		290		290	μAdc
Output Voltage	Logic 1	Vон	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc
Threshold Voltage	Logic 1	Vона	2	-1.080		-0.980		-0.910		Vdc
Threshold Voltage	Logic 0	VOLA	2		-1.655		-1.630		-1.595	Vdc
Switching Times	(50Ω Load)									ns
Propagation Delay	Enable Data	^t PHL ^t PLH	2 2	1.1 1.0	3.9 3.3	1.1 1.0	3.5 2.9	1.1 1.0	3.9 3.3	
Rise/Fall Time	(20 to 80%)	tTLH tTHL	2	1.1	3.7	1.1	3.3	1.1	3.7	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
	−30°C			-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	Pin			TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain C	Current	ΙE	8					8	1, 16
Input Current		l _{inH}	5	5				8	1, 16
		l _{inH}	9	9				8	1, 16
Output Voltage	Logic 1	Vон	2	5				8	1, 16
Output Voltage	Logic 0	VOL	2		9			8	1, 16
Threshold Voltage	Logic 1	VOHA	2			5		8	1, 16
Threshold Voltage	Logic 0	VOLA	2				5	8	1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	Enable Data	^t PHL ^t PLH	2 2			9 5	2 2	8 8	1, 16 1, 16
Rise/Fall Time	(20 to 80%)	^t TLH ^t THL	2		Carachan	5	2	8	1, 16

Hex Inverter With Enable


The MC10189 provides a high-speed Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low state. When Enable is in the high state all outputs are low.

- $P_D = 200 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.0 \text{ ns (Y-Q)}$ = 2.5 ns (X-Q)


V_{CC1} = PIN 1 V_{CC2} = PIN 16

VEE = PIN 8

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

Inp	uts	Output
Х	Υ	OUT
L	L	Н
L	Н	L
Н	L	L
Н	Н	L




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Device	Package	Shipping		
MC10189L	CDIP-16	25 Units / Rail		
MC10189P	PDIP-16	25 Units / Rail		
MC10189FN	PLCC-20	46 Units / Rail		

ELECTRICAL CHARACTERISTICS

				Test Limits						
			Pin Under	-30	–30°C		5°C	+85°C		1
Characteri	stic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Cu	urrent	ΙE	8		44		40		44	mAdc
Input Current		l _{inH}	5		425		265		265	μAdc
		linL	9		890		555		555	μAdc
Output Voltage	Logic 1	Vон	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc
Threshold Voltage	Logic 1	Vона	2	-1.080		-0.980		-0.910		Vdc
Threshold Voltage	Logic 0	VOLA	2		-1.655		-1.630		-1.595	Vdc
Switching Times	(50Ω Load)									ns
Propagation Delay	Enable Data	^t PHL ^t PLH	2 2	1.1 1.0	3.9 3.3	1.1 1.0	3.5 2.9	1.1 1.0	3.9 3.3	
Rise/Fall Time	(20 to 80%)	tTLH tTHL	2	1.1	3.7	1.1	3.3	1.1	3.7	


ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
Pin				TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	04>
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(VCC)
Power Supply Drain Current		ΙE	8					8	1, 16
Input Current		linH	5	5				8	1, 16
		l _{inL}	9	9				8	1, 16
Output Voltage	Logic 1	Vон	2		5			8	1, 16
Output Voltage	Logic 0	VOL	2	9				8	1, 16
Threshold Voltage	Logic 1	VOHA	2				5	8	1, 16
Threshold Voltage	Logic 0	VOLA	2			5		8	1, 16
Switching Times	(50 Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay	Enable Data	^t PHL ^t PLH	2 2			9 5	2 2	8 8	1, 16 1, 16
Rise/Fall Time	(20 to 80%)	tTLH tTHL	2			5	2	8	1, 16

Quad Bus Driver

The MC10192 contains four line drivers with complementary outputs. Each driver has a Data (D) input and shares an Enable (E) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K MECL input signals and provides a nominal signal swing of 800 mV across a 50 Ω load at each output collector. Outputs can drive higher values of load resistance, provided that the combination of IR drop and load return voltage VLR does not cause an output collector to go more negative than -2.4 V with respect to V_{CC}. To avoid output transistor breakdown, the load return voltage should not be more positive than +5.5 V with respect to V_{CC}. When the \overline{E} input is high, both output transistors of a driver are nonconducting. When not used, the \overline{E} inputs, as well as the D inputs, may be left open.

- Open Collector Outputs Drive Terminated Lines or Transformers
- 50 kW Input Pulldown Resistors on All Inputs (Unused Inputs May Be Left Open)
- Power Dissipation = 575 mW typ/pkg (No Load)
- Propagation Delay = 3.5 ns typ (\overline{E} Output) 3.0 ns typ (D — Output)



TRUTH TABLE

Inp	uts	Output			
Ē	D	Z	Z		
Н	Х	Н	Н		
L	Н	Н	L		
L	L	L	Н		

Note: Unused outputs must be terminated to V_{CC} for proper operation.



ON Semiconductor

http://onsemi.com





CASE 620



PDIP-16 **P SUFFIX CASE 648**



MARKING

DIAGRAMS

<u>:ŏooooooo</u>

MC10192L

AWLYYWW



PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

Device	Package	Shipping			
MC10192L	CDIP-16	25 Units / Rail			
MC10192P	PDIP-16	25 Units / Rail			
MC10192FN	PLCC-20	46 Units / Rail			

ELECTRICAL CHARACTERISTICS

						Test L	imits			
			Pin Under	-30	−30°C		5°C	+85°C]
Characteris	tic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Cu	rrent	ΙE	8		154		140		154	mAdc
Input Current		l _{inH}	5		350		220		220	μAdc
		l _{inL}	5	0.5		0.5		0.3		μAdc
Output Current High	Logic 1	IOH	2				2.0			mAdc
Output Current Low	Logic 0	loL	2	13.5	18.0	14.0	18.0	14.0	19.0	mAdc
Threshold Current High	Logic 1	Іонс	2		2.0		2.0		2.0	mAdc
Threshold Current Low	Logic 0	lolc	2	13.5		14.0		14.0		mAdc
Output Sink Current Lov	w Logic 0	los	2	13.3		13.9		13.3		mAdc
Load Return Voltage Ab Rating (Note 1.)	solute Max	V _{LR}			5.5		5.5		5.5	V
Output Voltage Low (No	ote 2.)	Vols				-2.4				V
Switching Times	(50Ω Load)									ns
Propagation Delay	E to Output D to Output	^t PHL ^t PLH				2.0 1.5	6.0 4.5			
Rise/Fall Time	(20 to 80%)	t _{TLH} t _{THL}					3.3			

^{1.} The 5.5V value is a maximum rating, do not exceed. A 270Ω resistor will prevent output transistor breakdown.

ELECTRICAL CHARACTERISTICS (continued)


					TEST VOL	TAGE VALU	ES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE API	PLIED TO PI	NS LISTED E	BELOW	
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC)
Power Supply Drain Curre	nt	ΙE	8					8	16
Input Current		l _{inH}	5	5				8	16
		linL	5		5			8	16
Output Current High	Logic 1	lOH	2		5,6,10,11			8	16
Output Current Low	Logic 0	loL	2	5,6,10,11				8	16
Threshold Current High	Logic 1	Іонс	2		5,7,9,10,11		6	8	16
Threshold Current Low	Logic 0	lolc		5,10,11	7,9	6		8	16
Output Sink Current Low	Logic 0	los	2	5,6,10,11				8	16
Load Return Voltage Abso Rating (Note 1.)	lute Max	V _{LR}						8	16
Output Voltage Low (Note	2.)	Vols						8	16

^{2.} Limitations of load resistor and load return voltage combinations. Refer to page 405 description.

Hex Inverter/Buffer

The MC10195 is a Hex Buffer Inverter which is built using six EXCLUSIVE NOR gates. There is a common input to these gates which when placed low or left open allows them to act as inverters. With the common input connected to a high logic level the MC10195 is a hex buffer, useful for high fanout clock driving and reducing stub lengths on long bus lines.

- $P_D = 200 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.8 \text{ ns typ (B-Q)}$
- $t_{pd} = 3.8 \text{ ns typ (A-Q)}$
- t_r , $t_f = 2.5$ ns typ (20%-80%)



TRUTH TABLE


Inp	uts	Output						
Α	В	Q						
L	L	Н						
L	Н	L						
Н	L	L						
Н	Н	Н						



ON Semiconductor

http://onsemi.com

MARKING




A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables
on page 18.

Device	Package	Shipping
MC10195L	CDIP-16	25 Units / Rail
MC10195P	PDIP-16	25 Units / Rail
MC10195FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					Test Limits							
			Pin Under	-30)°C		+25°C		+8	5°C		
Character	istic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	
Power Supply Dra	ain Current	ΙΕ	8		54		39	49		54	mAdc	
Input Current		l _{inH}	5 9		425 460			265 290		265 290	μAdc	
		linL	5	0.5		0.5			0.3		μAdc	
Output Voltage	Logic 1	Voн	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	
Output Voltage	Logic 0	VOL	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	
Threshold Voltage	e Logic 1	Vона	2	-1.080		-0.980			-0.910		Vdc	
Threshold Voltage	e Logic 0	VOLA	2		-1.655			-1.630		-1.595	Vdc	
Switching Times	(50Ω Load)										ns	
Propagation Dela	y	t5+2- t7-4+ t10+13+ t11-14- t9-14-	2 4 13 14 14	1.1 1.1 1.1 1.1 1.1	4.2 4.2 4.2 4.2 5.2	1.1 1.1 1.1 1.1 1.1	2.8 2.8 2.8 2.8 3.8	4.0 4.0 4.0 4.0 5.0	1.1 1.1 1.1 1.1 1.1	4.4 4.4 4.4 4.4 5.4		
Rise Time	(20 to 80%)	t ₂₊	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0		
Fall Time	(20 to 80%)	t ₂ _	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0		


ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	− 5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW	
Characteri	stic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(VCC)
Power Supply Drain C	Current	ΙΕ	8					8	1, 16
Input Current		linH	5 9	5 9				8 8	1, 16 1, 16
		linL	5		5			8	1, 16
Output Voltage	Logic 1	Vон	2					8	1, 16
Output Voltage	Logic 0	VOL	2	9				8	1, 16
Threshold Voltage	Logic 1	Vона	2				5	8	1, 16
Threshold Voltage	Logic 0	VOLA	2			5		8	1, 16
Switching Times	(50 Ω Load)					Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay		t5+2- t7-4+ t10+13+ t11-14- t9-14-	2 4 13 14 14			5 7 10 11 9	2 4 13 14 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2			5	2	8	1, 16
Fall Time	(20 to 80%)	t ₂ _	2			5	2	8	1, 16


Hex AND Gate

The MC10197 provides a high speed hex AND function with strobe capability.

- $P_D = 200 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2.8 \text{ ns typ (B-Q)}$
- $t_{pd} = 3.8 \text{ ns typ (A-Q)}$
- t_r , $t_f = 2.5$ ns typ (20%-80%)



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

Inp	uts	Output
Α	В	Q
L	L	L
L	Н	L
Н	L	L
Н	Н	Н



ON Semiconductor

http://onsemi.com


MARKING DIAGRAMS



CDIP-16 L SUFFIX CASE 620 MC10197L AWLYYWW



PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping			
MC10197L	CDIP-16	25 Units / Rail			
MC10197P	PDIP-16	25 Units / Rail			
MC10197FN	PLCC-20	46 Units / Rail			

ELECTRICAL CHARACTERISTICS

				Test Limits							
Characteristic			Pin Under	-30°C		+25°C			+85°C]
		Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply D	rain Current	ΙE	8		54		39	49		54	mAdc
Input Current		linH	5 9		425 460			265 290		265 290	μAdc
		linL	5	0.5		0.5		0.3			μAdc
Output Voltage	Logic 1	Vон	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	V _{OL}	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Volta	ge Logic 1	VOHA	2	-1.080		-0.980			-0.910		Vdc
Threshold Volta	ge Logic 0	VOLA	2		-1.655			-1.630		-1.595	Vdc
Switching Times	s (50Ω Load)										ns
Propagation De	lay	t ₅₊₂₊ t ₉₊₂₊	2 2	1.1 1.1	4.2 5.3	1.1 1.1	2.8 3.5	4.0 5.0	1.1 1.1	4.4 5.5	
Rise Time	(20 to 80%)	t ₂₊	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Fall Time	(20 to 80%)	t ₂₋	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VOI	TAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW				
Characteristic Symbol Test			V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(V _{CC})	
Power Supply Drain Current		ΙΕ	8					8	1, 16
Input Current		l _{inH}	5 9	5 9				8 8	1, 16 1, 16
		linL	5		5			8	1, 16
Output Voltage	Logic 1	Vон	2	5, 9				8	1, 16
Output Voltage	Logic 0	VOL	2					8	1, 16
Threshold Voltage	Logic 1	VOHA	2	9		5		8	1, 16
Threshold Voltage	Logic 0	VOLA	2	9			5	8	1, 16
Switching Times	(50 Ω Load)				+1.11V	Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t5+2+ t9+2+	2 2		9 5	5 9	2 2	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2		9	5	2	8	1, 16
Fall Time	(20 to 80%)	t ₂₋	2		9	5	2	8	1, 16

Monostable Multivibrator

The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high–speed response with minimum delay, a hi–speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.

- $P_D = 415 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 4.0$ ns typ Trigger Input to Q
- 2.0 ns typ Hi–Speed Input to Q

•	Min Timing Pulse Width	PWQmin	10 ns typ ¹
•	Max Timing Pulse Width	PWQmax	$>10 \text{ ms typ}^2$
•	Min Trigger Pulse Width	PW_T	2.0 ns typ
•	Min Hi-Speed	PW_{HS}	3.0 ns typ
	Trigger Pulse Width		
•	Enable Setup Time	t _{set}	1.0 ns typ
•	Enable Hold Time	thold	1.0 ns typ

- 1 C_{Ext} = 0 (Pin 4 open), R_{Ext} = 0 (Pin 6 to V_{EE})
- $2 C_{Ext} = 10 \text{ mF}, R_{Ext} = 2.7 \text{ kW}$




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775




A = Assembly Location


WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10198L	CDIP-16	25 Units / Rail
MC10198P	PDIP-16	25 Units / Rail
MC10198FN	PLCC-20	46 Units / Rail

LOGIC DIAGRAM



DIP **PIN ASSIGNMENT**




Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

TRUTH TABLE

INPUT		OUTPUT
E _{Pos}	E _{Neg}	
L	L	Triggers on both positive & negative input slopes
L	Н	Triggers on positive input slope
Н	L	Triggers on negative input slope
Н	Н	Trigger is disabled

TABLE 1 — PRECONDITION SEQUENCE



- At t = 0 a.) Apply V_{IHmax} to Pin 5 and 10.
 b.) Apply V_{ILmin} to Pin 15.
 c.) Ground Pin 4.
 At t ≥ 10 ns a.) Open Pin 1.
- - b.) Apply -3.0 Vdc to Pin 4. Hold these conditions for \geq 10 ns.
- 3. Return Pin 4 to Ground and perform test as indicated in Table 2.

TABLE 2 — CONDITIONS FOR TESTING OUTPUT LEVELS

(See Table 1 for Precondition Sequence)



Pins 1, 16 = V_{CC} = Ground Pins 6, 8 = V_{EE} = -5.2 Vdc Outputs loaded 50 Ω to -2.0 Vdc


			Pin Co	nditions	
Test	P.U.T.	5	10	13	15
Precond	lition				
Vон	2			VIL min	
Vон	3			P1	
Precond	lition				
VOL	3			V _{IL} min	
VOL	2			P1	
Precond	lition				
Vона	2				VILA max
Vона	3				VIHA min
Precond	lition				
Vона	2			V _{IL} min	
VOHA	3			P3	
Precond	lition				
Vона	2			P2	
Vона	3			P3	
Precond	lition				
Vона	2		VIH max	P2	
VOHA	3		VIH max	P3	
Precond	lition				
Vона	2		VIH max	P1	
VOHA	3		VIH max	P1	

		Pir	n Conditions	i	
Test	P.U.T.	5	10	13	15
Precondi	ition				
Vона	2		VIHA min	P1	
VOHA			VILA max	P1	
Precondi	ition				
VOLA					VILA max
VOLA					VIHA min
Precondi					
VOLA				VIL min	
VOLA				VIL min	
Precondi				P2	
VOLA				P2 P3	
VOLA Precondi				гэ	
VOLA			VIH max	P2	
VOLA			VIH max	P3	
Precondi					
VOLA	3	VIHA min	VIH max	P1	
VOLA	2	V _{ILA max}	V _{IH} max	P1	
Precondi	ition				
VOLA		VIH max	VIHA min	P1	
VOLA	2	VIH max	VILA max	P1	

ELECTRICAL CHARACTERISTICS

						Test Limits	3			
		Pin Under	-30	0°C		+25°C		+8	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		110		80	100		110	mAdc
Input Current	l _{inH}	5, 10 13 15		415 350 560			260 220 350		260 220 350	μAdc
	l _{inL}	5	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	Vola	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load)										
Trigger Input	t _{T+Q+} t _{T-Q+}	3 3	2.5 2.5	6.5 6.5	2.5 2.5	4.0 4.0	5.5 5.5	2.5 2.5	6.5 6.5	ns
High Speed Trigger Input	tHS+Q+	3	1.5	3.2	1.5	2.0	2.8	1.5	3.2	ns
Minimum Timing Pulse Width	PWQmin	3				10.0				ns
Maximum Timing Pulse Width	PWQmax	3				>10				ms
Min Trigger Pulse Width	PWT	3				2.0				ns
Min Hi-Spd Trig Pulse Width	PWHS	3				3.0				ns
Rise Time (20 to 80%)		3	1.5	4.0	1.5		3.5	1.5	4.0	ns
Fall Time (20 to 80%)		3	1.5	4.0	1.5		3.5	1.5	4.0	ns
Enable Setup Time	t _{setup} (E)	3				1.0				ns
Enable Hold Time	t _{hold} (E)	3				1.0				ns


Enable Hold Time $t_{hold} (E) = 3$ 1. The monostable is in the timing mode at the time of this test.
2. $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}).
3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).



ELECTRICAL CHARACTERISTICS (continued)


	@ Test Ten	nperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
		–30°C	-0.890	-1.890	-1.205	-1.500	− 5.2	
		+25°C	-0.810	-1.850	-1.105	-1.475	− 5.2	
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin Under	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	(VCC)
Characteristic	Symbol	Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	Gnd
Power Supply Drain Current	lΕ	8					6, 8	1, 4, 16
Input Current	l _{inH}	5, 10 13 15	5,10 13 15				6, 8 6, 8 6, 8	1, 4, 16 1, 4, 16 1, 4, 16
	l _{inL}	5		5			6, 8	1, 4, 16
Output Voltage Logic 1	Vон	2 3	13 (4.)	13			6, 8 6, 8	1, 4, 16 1, 4, 16
Output Voltage Logic 0	VOL	2 3	13 (4.)	13			6, 8 6, 8	1, 4, 16 1, 4, 16
Threshold Voltage Logic 1	Vона	2 3			15	15	6, 8 6, 8	1, 16, 4 1, 16, 4
Threshold Voltage Logic 0	VOLA	2 3			15	15	6, 8 6, 8	1, 16, 4 1, 16, 4
Switching Times (50Ω Load)			+1.11V		Pulse In	Pulse Out	–3.2 V	+2.0 V
Trigger Input	t _{T+Q+} t _{T-Q+}	3 3	10 5		13 13	3 3	6, 8 6, 8	1, 16, 4 1, 16, 4
High Speed Trigger Input	tHS+Q+	3			15	3	6, 8	1, 16, 4
Minimum Timing Pulse Width	PWQmin	3				Note 2.	6, 8	1, 16, 4
Maximum Timing Pulse Width	PWQmax	3				Note 3.	6, 8	1, 16, 4
Minimum Trigger Pulse Width	PWT	3			13	3	6, 8	1, 16, 4
Minimum Hi–Spd Trigger Pulse Width	PWHS	3			15	3	6, 8	1, 16, 4
Rise Time (20 to 80%)		3					6, 8	1, 16, 4
Fall Time (20 to 80%)		3					6, 8	1, 16, 4
Enable Setup Time	t _{setup} (E)	3			5	3	6, 8	1, 16, 4
Enable Hold Time	t _{hold} (E)	3			5	3	6, 8	1, 16, 4


^{1.} The monostable is in the timing mode at the time of this test.



^{2.} $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}). 3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C





APPLICATIONS INFORMATION

Circuit Operation:

3. PULSE WIDTH TIMING — The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with R_{Ext}. Pin 7, the external pulse width control, is a constant voltage node (-3.60 V nominally). A resistance connected in series from this node to VEE sets a constant timing current IT. This current determines the discharge rate of the capacitor:

4. TRIGGERING —The E_{pos} and E_{Neg} inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is

where

$$\Delta T = \text{pulse width}$$

 $\Delta V = 1.9 \text{ V}$ change in capacitor voltage

Then:
$$I_T = C_{Ext} - \frac{\Delta V}{\Delta T}$$

$$\begin{split} I_T &= [(-3.60 \text{ V}) - (-5.2 \text{ V})] \div [R_{Ext} + 284 \ \Omega] \\ I_T &= 1.6 \ V/(R_{Ext} + 284) \end{split}$$

The timing equation becomes: $\Delta T = C_{Ext} \frac{1.9 \text{ V}}{\text{l}_T}$


$$\Delta T = [(C_{Ext})(1.9 \text{ V})] \div [1.6 \text{ V}/(R_{Ext} + 284)]$$


 $\Delta T = C_{Ext} (R_{Ext} + 284) 1.19$

where $\Delta T = Sec$


$$R_{Ext} = Ohms$$

 $C_{Ext} = Farads$





shown on the first page of the data sheet. The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance CExt. Figure 3 shows typical recovery







FIGURE 2 – TIMING PULSE WIDTH versus C_{Ext} and R_{Ext}

FIGURE 3 — RECOVERY TIME versus CExt @ | = 5 mA




5. HI-SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high-speed input. The MC10198 triggers on the rising edge, using this input, and input pulse width should narrow, typically less than 10 nanoseconds.

USAGE RULES:

- 1. Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
- 2. The E inputs should <u>not</u> be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to -0.9 voltage level.
- 3. For optimum temperature stability; 0.5 mA is the best timing current I_T. The device is designed to have a constant voltage at the EXTERNAL PULSE WIDTH CONTROL over temperature at this current value.
- 4. Pulse Width modulation can be attained with the EXTERNAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
 - a. The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 4. A graph of pulse width versus timing current ($C_{Ext} = 13 \text{ pF}$) is shown in Figure 5.
 - b. A control voltage can also be used to vary the pulse

width using an additional resistor (Figure 6). The current (I_T + I_C) is set by the voltage drop across $R_{Int} + R_{Ext}$. The control current IC modifies I_T and alters the pulse width. Current I_C should never force I_T to zero. R_{C} typically 1 k Ω .

FIGURE 4 —








FIGURE 6 —



5. The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Logic Diagram). Figure 7 shows a positive triggered configuration; a similar configuration can be made for negative triggering.

FIGURE 7 —




Dual 3-Input/3-Output OR Gate

The MC10210 is designed to drive up to six transmission lines simul—taneously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10210 particularly useful in clock distribution applications where minimum clock skew is desired.


- $P_D = 160 \text{ mW typ/pkg (No Loads)}$
- $t_{pd} = 1.5$ ns typ (All Output Loaded)
- t_{Γ} , $t_{f} = 1.5$ ns typ (20%–80%)

LOGIC DIAGRAM



V_{CC1} = PIN 1, 13 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10210L	CDIP-16	25 Units / Rail
MC10210P	PDIP-16	25 Units / Rail
MC10210FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

						٦	Test Limits	3			
			Pin Under	-30	0°C		+25°C		+85°C]
Charact	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current		ΙE	8		42			38		42	mAdc
Input Current		l _{inH}	5, 6, 7		650			410		410	μAdc
		l _{inL}	5, 6, 7	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	VOH	2 3 4	-1.060 -1.060 -1.060	-0.890 -0.890 -0.890	-0.960 -0.960 -0.960		-0.810 -0.810 -0.810	-0.890 -0.890 -0.890	-0.700 -0.700 -0.700	Vdc
Output Voltage	Logic 0	VOL	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc
Threshold Volta	age Logic 1	VOHA	2 3 4	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc
Threshold Volta	age Logic 0	VOLA	2 3 4		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc
Switching Time	es (50Ω Load)										ns
Propagation De	elay	t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4-	2 2 3 3 4 4	1.0 1.0 1.0 1.0 1.0	2.6 2.6 2.6 2.6 2.6 2.6	1.0 1.0 1.0 1.0 1.0	1.5 1.5 1.5 1.5 1.5	2.5 2.5 2.5 2.5 2.5 2.5	1.0 1.0 1.0 1.0 1.0	2.8 2.8 2.8 2.8 2.8 2.8	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4	1.0 1.0 1.0	2.6 2.6 2.6	1.0 1.0 1.0	1.5 1.5 1.5	2.5 2.5 2.5	1.0 1.0 1.0	2.8 2.8 2.8	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4	1.0 1.0 1.0	2.6 2.6 2.6	1.0 1.0 1.0	1.5 1.5 1.5	2.5 2.5 2.5	1.0 1.0 1.0	2.8 2.8 2.8	

ELECTRICAL CHARACTERISTICS (continued)

		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	1, 15, 16
Input Current		l _{inH}	5, 6, 7	*				8	1, 15, 16
		l _{inL}	5, 6, 7		*			8	1, 15, 16
Output Voltage	Logic 1	VOH	2 3 4	5 6 7				8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Output Voltage	Logic 0	VOL	2 3 4					8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 1	VOHA	2 3 4			5 6 7		8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 0	V _{OLA}	2 3 4				5 6 7	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4-	2 2 3 3 4 4			5 5 5 5 5	2 2 3 3 4 4	8 8 8 8 8	1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16

^{*} Individually test each input using the pin connections shown.


Dual 3-Input/3-Output NOR Gate

The MC10211 is designed to drive up to six transmission lines simul—taneously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10211 particularly useful in clock distribution applications where minimum clock skew is desired.


- $P_D = 160 \text{ mW typ/pkg (No Loads)}$
- $t_{pd} = 1.5$ ns typ (All Output Loaded)
- t_r , $t_f = 1.5$ ns typ (20%–80%)

LOGIC DIAGRAM



V_{CC1} = PIN 1, 15 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10211L	CDIP-16	25 Units / Rail
MC10211P	PDIP-16	25 Units / Rail
MC10211FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

				Test Limits								
			Pin Under	-30	0°C		+25°C		+8	5°C		
Charac	cteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	
Power Supply	Drain Current	ΙE	8		42		30	38		42	mAdc	
Input Current		linH	5, 6, 7		650			410		410	μAdc	
		l _{inL}	5, 6, 7	0.5		0.5			0.3		μAdc	
Output Voltage	e Logic 1	VOH	2 3 4	-1.060 -1.060 -1.060	-0.890 -0.890 -0.890	-0.960 -0.960 -0.960		-0.810 -0.810 -0.810	-0.890 -0.890 -0.890	-0.700 -0.700 -0.700	Vdc	
Output Voltage	e Logic 0	VOL	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc	
Threshold Vol	ltage Logic 1	VOHA	2 3 4	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc	
Threshold Vol	ltage Logic 0	VOLA	2 3 4		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc	
Switching Tim	nes (50Ω Load)										ns	
Propagation D	Delay	t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4	1.0 1.0 1.0 1.0 1.0	2.6 2.6 2.6 2.6 2.6 2.6	1.0 1.0 1.0 1.0 1.0	1.5 1.5 1.5 1.5 1.5 1.5	2.5 2.5 2.5 2.5 2.5 2.5 2.5	1.0 1.0 1.0 1.0 1.0	2.8 2.8 2.8 2.8 2.8 2.8		
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4	1.0 1.0 1.0	2.6 2.6 2.6	1.0 1.0 1.0	1.5 1.5 1.5	2.5 2.5 2.5	1.0 1.0 1.0	2.8 2.8 2.8		
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4	1.0 1.0 1.0	2.6 2.6 2.6	1.0 1.0 1.0	1.5 1.5 1.5	2.5 2.5 2.5	1.0 1.0 1.0	2.8 2.8 2.8		

ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE	1
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
	+25°C				-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteri	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain 0	Current	ΙE	8					8	1, 15, 16
Input Current		l _{inH}	5, 6, 7	*				8	1, 15, 16
		l _{inL}	5, 6, 7		*			8	1, 15, 16
Output Voltage	Logic 1	Voн	2 3 4					8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Output Voltage	Logic 0	VOL	2 3 4	5 6 7				8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 1	VOHA	2 3 4				5 6 7	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 0	VOLA	2 3 4			5 6 7		8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4			5 5 5 5 5	2 2 3 3 4 4	8 8 8 8 8	1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Fall Time	(20 to 80%)	t2- t3- t4-	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16

^{*} Individually test each input using the pin connections shown.


High Speed Dual 3-Input/ 3-Output OR/NOR Gate

The MC10212 is designed to drive up to six transmission lines simul—taneously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10212 particularly useful in clock distribution applications where minimum clock skew is desired.


- $P_D = 160 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 1.5$ ns typ (All Outputs Loaded)
- t_r , $t_f = 1.5$ ns typ (20%–80%)

LOGIC DIAGRAM



 V_{CC1} = PIN 1, 15 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

Device	Package	Shipping
MC10212L	CDIP-16	25 Units / Rail
MC10212P	PDIP-16	25 Units / Rail
MC10212FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

					Test Limits							
			Pin Under	-30	0∘C		+25°C		+8	5°C	1	
Charac	teristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	
Power Supply	Drain Current	ΙE	8		42		30	38		42	mAdc	
Input Current		l _{inH}	5, 6, 7		650			410		410	μAdc	
		linL	5, 6, 7	0.5		0.5			0.3		μAdc	
Output Voltage	e Logic 1	VOH	2 3 4	-1.060 -1.060 -1.060	-0.890 -0.890 -0.890	-0.960 -0.960 -0.960		-0.810 -0.810 -0.810	-0.890 -0.890 -0.890	-0.700 -0.700 -0.700	Vdc	
Output Voltage	e Logic 0	VOL	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850		-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc	
Threshold Volt	tage Logic 1	VOHA	2 3 4	-1.080 -1.080 -1.080		-0.980 -0.980 -0.980			-0.910 -0.910 -0.910		Vdc	
Threshold Volt	tage Logic 0	VOLA	2 3 4		-1.655 -1.655 -1.655			-1.630 -1.630 -1.630		-1.595 -1.595 -1.595	Vdc	
Switching Time	es (50Ω Load)										ns	
Propagation D	Delay	t5+2+ t5-2- t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4	1.0 1.0 1.0 1.0 1.0	2.6 2.6 2.6 2.6 2.6 2.6	1.0 1.0 1.0 1.0 1.0	1.5 1.5 1.5 1.5 1.5 1.5	2.5 2.5 2.5 2.5 2.5 2.5	1.0 1.0 1.0 1.0 1.0	2.8 2.8 2.8 2.8 2.8 2.8		
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4	1.0 1.0 1.0	2.6 2.6 2.6	1.0 1.0 1.0	1.5 1.5 1.5	2.5 2.5 2.5	1.0 1.0 1.0	2.8 2.8 2.8		
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4	1.0 1.0 1.0	2.6 2.6 2.6	1.0 1.0 1.0	1.5 1.5 1.5	2.5 2.5 2.5	1.0 1.0 1.0	2.8 2.8 2.8		

ELECTRICAL CHARACTERISTICS (continued)

		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	1
			-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1
	+25°C				-1.850	-1.105	-1.475	-5.2	1
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
			Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED	BELOW	
Character	istic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(VCC)
Power Supply Drain (Current	ΙE	8					8	1, 15, 16
Input Current		l _{inH}	5, 6, 7	5, 6, 7*				8	1, 15, 16
		l _{inL}	5, 6, 7		5, 6, 7*			8	1, 15, 16
Output Voltage	Logic 1	VOH	2 3 4	5				8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Output Voltage	Logic 0	VOL	2 3 4	5 5				8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 1	VOHA	2 3 4			5	5 5	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Threshold Voltage	Logic 0	VOLA	2 3 4			5 5	5	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay		t5+2+ t5-2- t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4			5 5 5 5 5	2 2 3 3 4 4	8 8 8 8 8	1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋ t ₄₋	2 3 4			5 5 5	2 3 4	8 8 8	1, 15, 16 1, 15, 16 1, 15, 16

^{*} Individually test each input using the pin connections shown.


High Speed Triple Line Receiver

The MC10216 is a high speed triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10216 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.


Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.

- $P_D = 100 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 1.8 \text{ ns typ (Single ended)}$
- = 1.5 ns typ (Differential)
- t_r , $t_f = 1.5$ ns typ (20%–80%)



 $^*V_{BB}$ to be used to supply bias to the MC10216 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor. When the input pin with bubble goes positive, it's respective output pin with bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

Davisa	Dookogo	Chinning
Device	Package	Shipping
MC10216L	CDIP-16	25 Units / Rail
MC10216P	PDIP-16	25 Units / Rail
MC10216FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

				Test Limits							
			Pin Under		0∘C	+25°C			+85°C		1
Characteristic		Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	ΙE	8		27		20	25		27	mAdc
Input Current		linH	4		180			115		115	μAdc
		ICBO	4 9		1.5 1.5			1.0 1.0		1.0 1.0	μAdc
Output Voltage	e Logic 1	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	e Logic 0	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Volt	age Logic 1	Vона	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Volt	age Logic 0	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Reference Vol	tage	V _{BB}	11	-1.420	-1.280	-1.350		-1.230	-1.295	-1.150	Vdc
Switching Time	es (50Ω Load)										ns
Propagation D	elay	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	1.0 1.0 1.0 1.0	2.6 2.6 2.6 2.6	1.0 1.0 1.0 1.0	1.8* 1.8* 1.8* 1.8*	2.5 2.5 2.5 2.5	1.0 1.0 1.0 1.0	2.8 2.8 2.8 2.8	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3	1.0 1.0	2.6 2.6	1.0 1.0	1.5 1.5	2.5 2.5	1.0 1.0	2.8 2.8	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3	1.0 1.0	2.6 2.6	1.0 1.0	1.5 1.5	2.5 2.5	1.0 1.0	2.8 2.8	

^{*} Delay is 1.5ns when inputs are driven differentially.
Delay is 1.8ns when inputs are driven single ended.

ELECTRICAL CHARACTERISTICS (continued)

					TES	T VOLTAGI	E VALUES (Volts)		
	@ Test Temperature				V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	11	<i>–</i> 5.2	
			Pin Under	TES	T VOLTAG	SE APPLIED	TO PINS L	ISTED BEL	.ow	(//)
Characteri	stic	Symbol	Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain C	Current	ΙΕ	8	4, 9, 12				5, 10, 13	8	1, 16
Input Current		linH	4	4	9, 12			5, 10, 13	8	1, 16
		ICBO	4 9		9, 12 4, 12			5, 10, 13 5, 10, 13	8, 4 8, 9	1, 16
Output Voltage	Logic 1	Vон	2 3	4 9, 12	9, 12 4			5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	2 3	9, 12 4	4 9, 12			5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Reference Voltage		V _{BB}	11					5, 10, 13	8	1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out		-3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3			4 4 4 4	2 2 3 3	5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13	8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3			4 4	2 3	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t ₂ _ t ₃ _	2 3			4 4	2 3	5, 10, 13 5, 10, 13	8 8	1, 16 1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


High Speed Dual Type D Master-Slave Flip-Flop

The MC10231 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (CC) and $\overline{\text{Clock}}$ Enable (CE) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the

The output states of the flip–flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master-slave construction.

- $P_D = 270 \text{ mW typ/pkg (No Load)}$
- $t_{pd} = 2 \text{ ns typ}$
- $t_{Tog} = 225 \text{ MHz typ}$
- t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



CLOCKED TRUTH TABLE

С	D	Q _{n+1}
L	Х	Qn
Н	L	L
Н	Н	Н

 $C = \overline{C_E} + C_C$. A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

R	S	Q _{n+1}
L	L	Qn
L	Н	Н
Н	L	L
Н	Н	N.D.

N.D. = Not Defined



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



CDIP-16 **L SUFFIX CASE 620**

PDIP-16 **P SUFFIX CASE 648** MC10231L **AWLYYWW**





PLCC-20 **FN SUFFIX CASE 775**




= Assembly Location

WL = Wafer Lot

YY = Year WW = Work Week

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18.

ORDERING INFORMATION

Device	Package	Shipping
MC10231L	CDIP-16	25 Units / Rail
MC10231P	PDIP-16	25 Units / Rail
MC10231FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under	-30)°C		+25°C		+85	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		72		52	65		72	mAdc
Input Current	^I inH	4 5 6 7 9		650 650 350 350 460			410 410 220 220 290		410 410 220 220 290	μAdc
	linL	4, 5* 6, 7, 9*			0.5 0.5					μAdc
Output Voltage Logic 1	Voн	2 2†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	3 3†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 2†	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	3 3†		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω Load) Clock Input										ns
Propagation Delay	t9+2- t6+2+	2 2	1.5 1.5	3.4 3.4	1.5 1.5	2.0 2.0	3.3 3.3	1.6 1.6	3.7 3.7	
Rise Time (20 to 80%)	t ₂₊	2	0.9	3.3	1.0	1.3	3.1	1.0	3.6	
Fall Time (20 to 80%)	t ₂₋	2	0.9	3.3	1.0	1.3	3.1	1.0	3.6	
Set Input Propagation Delay	^t 5+2+ ^t 12+15+ ^t 5+3– ^t 12+14–	2 15 3 14	1.1 1.1 1.1 1.1	3.4 3.4 3.4 3.4	1.1 1.1 1.1 1.1	2.0 2.0 2.0 2.0	3.3 3.3 3.3 3.3	1.2 1.2 1.2 1.2	3.7 3.7 3.7 3.7	ns
Reset Input Propagation Delay	^t 4+2– ^t 13+15– ^t 4+3– ^t 13+14+	2 15 3 14	1.1 1.1 1.1 1.1	3.4 3.4 3.4 3.4	1.1 1.1 1.1 1.1	2.0 2.0 2.0 2.0	3.3 3.3 3.3 3.3	1.2 1.2 1.2 1.2	3.7 3.7 3.7 3.7	ns
Setup Time	t _{setup}	7	1.5		1.0			1.5		ns
Hold Time	thold	7	0.9		0.75			0.9		ns
Toggle Frequency (Max)	f _{tog}	2	200		200	225		200		MHz

^{*} Individually test each input; apply V_{ILmin} to pin under test.

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the \overline{C}_{E} Input (Pin 6) V_{ILmin}

ELECTRICAL CHARACTERISTICS (continued)

	TEST VOLTAGE VALUES (Volts)							
	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
		-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin	TEST V	OLTAGE A	PPLIED TO	PINS LISTED E	BELOW	α, ,
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain Current	ΙΕ	8					8	1, 16
Input Current	linH	4 5 6 7 9	4 5 6 7 9				8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
	linL	4, 5* 6, 7, 9*		*			8 8	1, 16 1, 16
Output Voltage Logic	VOH	2 2†	5 7				8 8	1, 16 1, 16
Output Voltage Logic (VOL	3 3†	5 7				8 8	1, 16 1, 16
Threshold Voltage Logic	VOHA	2 2†			5 7	9	8 8	1, 16 1, 16
Threshold Voltage Logic (VOLA	3 3†			5 7	9	8 8	1, 16 1, 16
Switching Times (50Ω Load Clock Input)		+1.11Vdc		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Dela	/ t ₉₊₂₋ t ₆₊₂₊	2 2	7]	9 6	2 2	8 8	1, 16 1, 16
Rise Time (20 to 80%) t ₂₊	2	7		9	2	8	1, 16
Fall Time (20 to 80%) t ₂₋	2			9	2	8	1, 16
Set Input Propagation Delay	/ ^t 5+2+ ^t 12+15+ ^t 5+3- ^t 12+14-	2 15 3 14	6 9		5 12 5 12	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Reset Input Propagation Delay	t4+2- t13+15- t4+3- t13+14+	2 15 3 14	6 9		4 13 4 13	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Setup Time	t _{setup}	7			6, 7	2	8	1, 16
Hold Time	^t hold	7			6, 7	2	8	1, 16
Toggle Frequency (Max)	f _{tog}	2	* *		6	2	8	1, 16

^{*} Individually test each input applying VIH or VIL to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the $\overline{C}_{\mathsf{E}}$ Input (Pin 6) V_{ILmin}




CHAPTER 4 Carrier Band Modem

Carrier Band Modem (CBM)

The bipolar LSI MC68194 Carrier Band Modem (CBM) when combined with the MC68824 Token Bus Controller provides an IEEE 802.4 single channel, phase–coherent carrier band Local Area Network (LAN) connection. The CBM performs the Physical Layer function including symbol encoding/decoding, signal transmission and reception, and physical management. Features include:

- Implements IEEE 802.4 single channel, phase—coherent Frequency Shift Keying (FSK) physical layer including receiver blanking.
- Provides physical layer management including local loopback mode, transmitter enable, and reset.
- Supports data rates from 1 to 10 Mbps. IEEE 802.4 standard uses 5 or 10 Mbps.
- Interfaces via standard serial interface to MC68824 Token Bus Controller.
- Crystal controlled transmit clock.
- Recovery of clocked data through phase-locked loop.
- RC controlled Jabber Inhibit Timer.
- Single +5.0 volt power supply.
- Available in 52-lead Cerquad package.

PIN ASSIGNMENTS AND DEVICE MARKING





ON Semiconductor

http://onsemi.com



CERQUAD FJ SUFFIX CASE 778B

ORDERING INFORMATION

Device	Package	Shipping
MC68194FJ	CERQUAD	20 Units / Rail
MC68194FJR2	CERQUAD	450 Units / Reel

TABLE OF CONTENTS

	P.	AGE
SECTIO	N 1 — GENERAL DESCRIPTION	
1.1	TOKEN BUS LAN CARRIER BAND NODE OVERVIEW	. 439
1.2	CARRIER BAND MODULATION TECHNIQUE	. 439
	MESSAGE (FRAME) FORMAT	
1.4	SYSTEM CONFIGURATION	. 440
SECTIO	N 2 — SIGNAL DESCRIPTION TABLE	. 442
SECTIO	N 3 — TRANSMITTER	
	OVERVIEW	. 444
3.2	TRANSMIT BUFFER	. 444
3.3	JABBER INHIBIT	. 445
3.4	CLOCK GENERATOR	
	3.4.1 Parallel–Resonant, Fundamental Mode Crystal	
	3.4.2 Parallel–Resonant, Overtone Mode Crystal	
	3.4.3 External Clock Source	. 446
	N 4 — RECEIVER AMPLIFIER/LIMITER WITH CARRIER DETECT	
	OVERVIEW	
	AMPLIFIER	
	CARRIER DETECT	. 447
	N 5 — CLOCK RECOVERY	
	OVERVIEW	
	ONE-SHOT	
5.3	PHASE–LOCKED LOOP (PLL) COMPONENTS	
	5.3.2 Voltage Controlled Multivibrator (VCM)	
	5.3.3 Loop Filter	
	5.3.4 Loop Characteristics	
SECTIO	N 6 — DATA RECOVERY	
6.1	OVERVIEW	450
• • • • • • • • • • • • • • • • • • • •	RECEIVER END-OF-TRANSMISSION BLANKING	
	N 7 — SERIAL INTERFACE	
7.1		152
	PHYSICAL DATA REQUEST CHANNEL	
	7.2.1 TXCLK — Transmit Clock	
	7.2.2 SMREQ* — Station Management Request	
	7.2.3 TXSYM0, TXSYM1, and TXSYM2 — Transmit Symbols	
7.3	PHYSICAL DATA INDICATION CHANNEL	. 452
	7.3.1 RXCLK — Receive Clock	
	7.3.2 SMIND* — Station Management Indication	
	7.3.3 RXSYM0, RXSYM1, and RXSYM2 — Receive Symbols	. 452
SECTIO	N 8 — PHYSICAL MANAGEMENT	
8.1	OVERVIEW	
8.2	RESET	
8.3	INTERNAL LOOPBACK	
8.4	STANDARD OPERATION	
8.5	IDLE COMMAND RESPONSE TIMING	
8.6		
SECTIO	N 9 — ELECTRICAL SPECIFICATIONS TABLES	. 456

SECTION 1 GENERAL DESCRIPTION

1.1 TOKEN BUS LAN CARRIER BAND NODE OVERVIEW

The MC68194 Carrier Band Modem (CBM) is part of Motorola's solution for an IEEE 802.4 token bus carrier band Local Area Network (LAN) node. The CBM integrates the function of the single-channel, phase-coherent Frequency Shift Keying (FSK) physical layer. Figure 1–1 illustrates the architecture of a token bus LAN node as commonly used in Manufacturing Automation Protocol (MAP) industrial communications. Based on the ISO-OSI model, the LLC Sublayer and additional upper layers are typically supported by a local MPU subsystem, while the IEEE 802.4 token bus MAC Sublayer and Physical Layer are implemented by the MC68824 Token Bus Controller (TBC) and MC68194 CBM respectively.

The MC68194 provides the three basic functions of the physical layer including data transmission to the coax cable, data reception from the cable, and management of the physical layer. For standard data mode (also called MAC mode), the carrier band modem receives a serial transmit data stream from the MC68824 TBC (called symbols or atomic symbols), encodes, modulates the carrier, and transmits the signal to the coaxial cable. Also in the data mode, the CBM receives a signal from the cable, demodulates the signal, recovers the data, and sends the received data symbols to the TBC. Communication between the TBC and CBM is through a standardized serial interface inconsistent with the IEEE 802.4 DTE–DCE serial interface.




Figure 1-1. IEEE 802.4 Token Bus Carrier Band Node

The physical layer management provides the ability to reset the CBM, control the transmitter, and do loopback testing. Also, an onboard RC timer provides a "jabber" inhibit function to turn off the transmitter and report an error condition if the transmitter has been continuously on for too long. Similar to the data mode, the CBM management mode makes use of the TBC serial interface.

1.2 CARRIER BAND MODULATION TECHNIQUE

The CBM uses phase-coherent frequency shift keying (FSK) modulation on a single channel system. In this modulation technique, the two signaling frequencies are integrally related to the data rate, and transitions between the two signaling frequencies are made at zero crossings of the carrier waveform. Figure 1-2 shows the data rate and signaling frequencies. An {L} is represented as one half cycle of a signal, starting and ending with a nominal zero amplitude, whose period is equal to the period of the data rate, with the phase of one half cycle changing at each successive {L}. An {H} is represented as one full cycle of a signal, starting and ending with a nominal zero amplitude whose period is equal to half the period of the data rate. In a 5 Mbps implementation, the frequency of {L} is 5.0 MHz and for {H} is 10 MHz. For a 10 Mbps implementation, the frequency of {L} is 10 MHz and for {H} is 20 MHz. The other possible physical symbol is when no signal occurs for a period equal to one half of the period of the data rate. This condition is represented by {off}.

Data Rate	Frequency of Lower	Frequency of Higher
MBPS	Tone MHz {L}	Tone MHz {H}
5	5.0	10
10	10	20

Figure 1-2. Data Rate versus Signaling Frequencies

The specified physical symbols ({L}, {H} and {off}) are combined into pairs which are called MAC–symbols. The MAC–symbols are transferred across the serial link. The encodings for the five MAC–symbols are shown in Figure 1–3. Figure 1–4 shows the phase coherent FSK modulation scheme for ONE, ZERO, and NON–DATA. The IEEE 802.4 document does not specify the polarity used to transmit data on the physical cable. The receiver must operate without respect to polarity.

Mac-Symbol	Encoding
Silence Pad–Idle Pairs Zero One	{off off} {L L} {H H} {H H} {L L}
Non–Data ND1 ND2	{H L} {L H}




Figure 1-4. Phase-Coherent Modulation Scheme

1.3 MESSAGE (FRAME) FORMAT

Although the CBM only uses MAC symbols one-at-a-time, the MAC or TBC is responsible for combining the above defined MAC symbols into messages (more correctly called frames). For the purposes of the CBM, a simplified frame format can be used consisting of: SILENCE || PAD-IDLE | START DELIMITER | DATA | END DELIMITER || SILENCE

where:

PAD-IDLE = alternating $\{LL\}$ $\{HH\}$ pairs which must occur in octets or groups of eight symbols. Pad-idle provides a training signal for the receiver and occurs at the beginning of every transmission (and between frames in a multiple frame transmission).

START **DELIMITER** = a unique pattern of eight symbols (one octet) that marks the beginning of a frame. The pattern is: ND1 ND2 0 ND1 ND2 0 0 0 where ND1 is the first symbol trans-

mitted.

DATA

= octets of ZERO/ONE patterns that are the actual data or "information" contained within the frame.

END = a unique pattern of symbols that marks **DELIMITER**

the end of a frame. The pattern is: ND1 ND2 1 ND1 ND2 1 {I=0/1} {0/1} where ND1 is the first symbol transmitted. Note that unlike the Start Delimiter, the last two bits of the End Delimiter octet are not always the same. The seventh bit of the octet is called the I Bit or Intermediate bit which = 1 when there is more to transmit and = 0 at the end of

a transmission.

A single transmission can consist of one or more frames. In a multi-frame transmission, Pad-Idle is sent between consecutive frames to separate them. If an End Delimiter occurs within a multi-frame transmission its I Bit will = 1. and the **last** end delimiter will have its I Bit = 0.

The CBM accepts a stream of MAC symbols from the TBC and modulates the phase-coherent transmit signal accordingly. Conversely, the CBM receives phase-coherent signal stream from the cable, decodes the MAC symbols, and reports them. On transmission there is a direct one-to-one correlation between MAC symbols requested and the modulated signal; however, during reception exceptions can occur. The CBM is allowed to report Silence or the actual Zero/One pattern during preamble which is done to allow the receiver to "train" to the incoming signal. Also, if noise in the system has corrupted the data, it may show up as an incorrect MAC symbol or the CBM can report a BAD SIGNAL symbol if an incorrect combination of ND symbols is detected (ND2 without an ND1, ND2 followed by ND2, etc.)

1.4 SYSTEM CONFIGURATION

Figure 1–5 illustrates the CBM and peripheral circuitry required for an IEEE 802.4 carrierband 5 Mbps or 10 Mbps data rate phase-coherent FSK physical layer. The CBM communicates with the MAC or TBC through a TTL compatible serial interface that is consistent with the IEEE 802.4 exposed DTE-DCE interface. Management and transmission symbol requests are accepted via the CBM physical data request channel (TXSYM0-TXSYM2, SMREQ*, and TXCLK). The physical data indication channel (RXSYM0-RXSYM2, SMIND*, and RXCLK) is used to send received symbols and management responses to the MAC.

The periphery circuitry is primarily associated with interface to the LAN coaxial cable and data recovery. An external crystal or clock source is required (20 MHz for 5 Mbps data rate or 40 MHz for 10 Mbps data rate) for onboard timing and transmit clock. Also, an RC timing network sets the jabber timeout period.

The coaxial cable interface combines the transmit and receive signal functions. For transmission, the CBM provides differential drive signals (TXOUT and TXOUT*) whose signaling is ECL levels referenced to V_{CC} (logic high ≈ +4.1 V, logic low \approx +3.3 V) and a gate signal called TXDIS. The IEEE 802.4 standard puts specific requirements on the signal transmitted to the cable:

Between +63 dB and +66 dB (1.0 mV, 75 Ω) [dBmV] output voltage level.

Transmitter-off leakage not to exceed -20 dB $(1.0 \text{ mV}, 75 \Omega) \text{ [dBmV]}.$

Signal transition time window (eye pattern) dependent on data rate.

Because of this, an external amplifier with waveshaping is required. The CBM TXOUT/TXOUT* outputs provide complementary signals with virtually no slew, and the TXDIS is an enable signal helpful for turning the external amp off "hard" to meet the low level leakage.

On the reception side, the CBM requires a pre–amplifier to receive the low level signal from the cable. The signal available at the "F"–connector can range from $+10\,\mathrm{dB}$ to $+66\,\mathrm{dB}$ (1.0 mV, 75 Ω) [dBmV]. The signal required at the CBM is about 12 dB above this (net gain through the transformer, pre–amp, and any filtering). The receiver can be used in full differential or single–ended mode.

A second part of the receiver function is the signal detect or carrier detect function. The IEEE 802.4 requires that the receiver detect a signal of +10 dBmV or above (i.e., be turned "on") and report Silence for a signal of +4.0 dBmV

or below (i.e., be turned "off"). Therefore, a 6.0 dB (2:1 voltage ratio) range or window is defined in which the signal detect must switch. The CBM is optimized for this range (including the pre–amp gain), although it is trimmed via an external THRESHOLD.

The remaining external components are associated with clock recovery. A capacitor and resistor (internal R also provided) set one—shot timing, and an active filter for a PLL used in clock and data recovery is required. The active filter can be implemented via an op amp, or if 5.0 volt operation is required, an alternate charge pump design can be used.




Figure 1-5. Functional Block Diagram

The clock recovery and data decoder is a synchronous design which provides superior performance minimizing clock jitter.

Although primarily intended for the IEEE 802.4 carrier band, the CBM is also an excellent device for point—to—point

data links, fiberoptic modems, and proprietary LANs. The MC68194 can be used over a wide range of frequencies and interfaces easily into different kinds of media.

SECTION 2 SIGNAL DESCRIPTION

Symbol	Type	Name/Description
TXSYM0-TXSYM2	TTL/I*	TRANSMIT SYMBOLS — These TTL inputs are request channel signals used to send either serial transmission symbols in the MAC mode or commands in station management mode. They are synchronized to TXCLK and are normally connected to the TXSYMX outputs of the MC68824. SMREQ* selects the meaning of these signals as either MAC mode or management mode.
SMREQ*	TTL/I*	STATION MANAGEMENT REQUEST — A TTL input that selects the mode of the request channel signals TXSYMX. Synchronized to TXCLK, SMREQ* is equal to one for MAC mode and equal to zero for management mode. It is normally driven by the SMREQ* output of the MC68824.
TXCLK	TTL/O	TRANSMIT CLOCK — A TTL clock output generated from the crystal oscillator (it is 1/4 of the oscillator frequency) used to receive request channel symbols from the MC68824. TXCLK is equal to the data rate of the application (5.0 MHz or 10 MHz for IEEE 802.4). TXSYMX and SMREQ* are synchronized to the positive edge of TXCLK which is supplied to the MC68824.
RXSYM0-RXSYM2	TTL/O	RECEIVE SYMBOLS — These TTL outputs are indication channel signals used to provide either serial receive symbols in MAC mode or command confirmation/indication in station management mode. They are synchronized to RXCLK and are normally connected to the RXSYMX inputs of the MC68824. SMIND* selects the meaning of these signals as either MAC mode or management mode.
SMIND*	TTL/O	STATION MANAGEMENT INDICATION — A TTL output that indicates the mode of the CBM and RXSYMX lines. Synchronized to RXCLK, SMIND* is equal to one for MAC mode and equal to zero for management mode. It is normally connected to the SMIND* input of the MC68824.
RXCLK	TTL/O	RECEIVE CLOCK — A TTL clock output used to send indication channel symbols to the MC68824. Its frequency is nominally equal to the data rate (5.0 MHz or 10 MHz for IEEE 802.4). RXCLK is generated from a PLL that is locked to the local oscillator during loopback, station management, or the absence of received data. During frame reception the PLL is locked to the incoming received data. RXSYMX and SMIND* are synchronized to negative edge of RXCLK.
EOTDIS*	TTL/I*	END-OF-TRANSMISSION DISABLE — When low, this TTL input disables the end-of-transmission receiver blanking required by the IEEE 802.4 Spec, Section 12.7.6.3. When high the blanking works in accordance with the spec requirements.
TXOUT,TXOUT*	ECL/O	TRANSMIT OUTPUTS — A differential output signal pair (MECL level referenced to V_{CC}) used to drive the transmitter circuitry. The silence or "off" state is both outputs one (high). The output data stream is phase—coherent FSK encoded.
TXDIS	ОС	TRANSMIT DISABLE — An open collector output used to disable transmitter circuitry. This output is high when the transmitter is off (TXOUT and TXOUT* both high).
JAB	TTL/O	JABBER — A TTL output signal generated from the jabber–inhibit timer. When equal to one, JAB indicates the timer has timed–out and an error has occurred.
RESET	TTL/I*	RESET — A TTL input signal that when high asynchronously resets the CBM.

^{*}All TTL inputs include a 15 $k\Omega$ pullup resistor to $V_{\mbox{\footnotesize{CC}}}.$

Signal Description (Cont.)

Symbol	Type	Name/Description
RXIN, RXIN*	1	RECEIVER INPUTS — A differential input signal pair for the receiver amplifier/limiter. These inputs may be used differentially or single ended.
FDBK, FDBK*		DC FEEDBACK BYPASS — These two points are provided to bypass dc feedback around the receiver amplifier.
THRESHOLD	1	THRESHOLD ADJUST — The receiver threshold detect is trimmed with this pin.
GAIN	0	GAIN — This output can be used to monitor the receiver amplifier output signal. Used only for test purposes.
CARDET	0	CARRIER DETECT — This output can be used to filter the internal signal that is sampled to sense carrier detect.
RPW, CPW	I	PULSE–WIDTH RESISTOR/CAPACITOR — A resistor and capacitor set a one–shot pulse width used in the clock recovery circuitry.
SET-PW	0	PULSE WIDTH TEST POINT — Output test point used for adjusting clock recovery one—shot pulse width.
UP*, DOWN*	ECL/O	PLL PHASE DETECTOR OUTPUTS — UP* and DOWN* are the pump—up and pump—down outputs, respectively, of the PLL digital phase detector. They are MECL levels referenced to +5.0 volts and are used to drive inputs to an active filter or charge pump for the PLL.
VCX	I	VCM CONTROL — The control voltage applied to the PLL voltage controlled multivibrator.
VCM-C1, VCM-C2	1	VCM CAPACITOR — VCM capacitor inputs. VCM frequency is 4X RXCLK.
JAB-RC	ı	JABBER-INHIBIT RC — A resistor-capacitor network connected to this pin sets the jabber-inhibit time constant.
XTAL,1 XTAL2	I	CLOCK CRYSTAL — Oscillator circuit inputs may be used with a crystal or an external clock source. Oscillator frequency is 4X data rate.
V _{CC} -VCM		VCM POWER — $5.0 \pm 5\%$ volts for VCM.
V _{CC} -TXOUT		TXOUT POWER — $5.0 \pm 5\%$ volts for TXOUT/TXOUT*.
V _{CC} -OSC		OSCILLATOR POWER — $5.0 \pm 5\%$ volts for oscillator.
V _{CC} -RCV		RECEIVER POWER — $5.0 \pm 5\%$ volts for receiver amplifier/limiter.
VCC		LOGIC POWER — $5.0 \pm 5\%$ volts for remaining logic.
V _{CC} -TTL		TTL POWER — $5.0 \pm 5\%$ volts for TTL output buffers.
GND-TTL, GND-VCM, GND-LOGIC, GND-OSC, GND-RCV, GND-SUBS, G	SND	GROUND — Reference voltage for TTL buffers, VCM, internal logic, oscillator, receiver/limiter, substrate respectively. Two additional grounds are used to isolate signals.

SECTION 3 TRANSMITTER

3.1 OVERVIEW

The transmitter function includes the serial interface decoder, transmit modulator, transmit buffer, jabber inhibit, and clock generator. (Although the clock generator is not used exclusively by the transmit function, the generator will be discussed here.) The MC68194 receives request channel symbols on the TXSYMX pins which are synchronized to TXCLK. As is described in the Serial Interface discussion, MAC transmit symbols are input serially (CBM in MAC mode), decoded, and used to modulate an output signal. The Serial Interface Decoder is used both for MAC mode to decode data transmit commands (symbols) management mode to decode management commands. The decoded transmit commands or symbols are used by the Transmit Modulator to generate phase-coherent signaling as discussed in the CBM General Description. The transmit buffer receives the modulated signal and drives differential output signals.

The clock generator provides TXCLK and internal clocks of 2 times (2X) and 4 times (4X) TXCLK. The 4X clock is actually the oscillator frequency. These clocks are used to receive the TX symbols and generate the modulated signal.

3.2 TRANSMIT BUFFER

The modulated transmit data stream drives the TXOUT and TXOUT* pins of the MC68194. These pins are complementary outputs with closely matched edge transitions. This is useful in helping meet the IEEE 802.4 carrierband requirement for a transmit jitter of less than \pm 1% of the data rate. TXOUT and TXOUT* are generally used to drive a differential amplifier which is used to achieve the necessary output level at the cable and meet the rise/fall time window (or "eye" pattern) of the IEEE 802.4. A third output called TXDIS is available to gate the amplifier circuitry on or off.

The TXTOUT and TXTOUT* have ECL levels referenced to V_{CC} (Figure 3–1). Levels are typically 4.11 V for a high and 3.25 for a low. Pulldown resistors are required with the outputs specified to drive a maximum load of 220 Ω to ground reference.

Operation of the transmit outputs is controlled in the following manner:

- 6. Management mode The TX outputs are always disabled while the CBM is in management mode. When leaving management mode the TX outputs remain disabled if a RESET command has been issued and an ENABLE TRANSMITTER and DISABLE LOOPBACK commands have not been issued. Resetting the CBM enables internal loopback and disables the transmitter.
- 7. MAC (data) mode After leaving management mode, the CBM can function in internal loopback (for test) with the transmitter disabled, out of loopback with transmitter

disabled (receive only), or in standard data mode with the TX outputs controlled by the modulator.




Figure 3-1. Transmitter Outputs

8. Jabber inhibit activated — If the jabber inhibit fires, it forces the CBM into management mode and disables the TX outputs. This condition can only be cleared by a reset condition.

The TXDIS output is an open collector switched current source. TXDIS sinks a nominal 0.5 mA when the TXOUT/TXOUT* outputs are enabled. TXDIS is off or high impedance when the transmitter is disabled.

The signaling on the TX outputs and TXDIS is shown in Figure 3–2. The "off" or silence condition is both TXOUT outputs high and TXDIS also high. The figure shows an example of the signal pattern for both leaving and entering a silence condition.




Figure 3-2. Transmitter Output Signaling

3.3 JABBER INHIBIT

The jabber inhibit function prevents the transmitter from transmitting indefinitely. An external resistor and capacitor pair tied to the CBM JAB-RC pin set the maximum time that the transmitter is allowed to transmit. When transmission is attempted for a period longer than the specified time, the jabber inhibit function forces the transmitter to shut down and alerts the system that this has been done by generating a PHYSICAL ERROR indication on the serial interface indication channel. The error indication is removed only after a reset has occurred on the RESET pin or after a RESET command has been received on the station management interface. The ENABLE TRANSMITTER and DISABLE LOOPBACK commands can then be used to re-enable the transmitter outputs. While the PHYSICAL ERROR indication is present, the normally-low JAB pin of the MC68194 will be high. This TTL output may be used to turn off external transmitter circuitry or an isolation relay.

A block diagram of the jabber inhibit function is shown in Figure 3–3. When edges are present on the TXDATA line, the jabber capacitor is allowed to charge. When the transmitter stops transmitting, the capacitor is discharged. The circuit looks for any edges in the previous 16 TXCLKs before deciding whether to charge or discharge the capacitor. When the capacitor voltage reaches the reference threshold, the comparator switches and the jabber output is latched. The jabber output is fed back internally and disables the transmitter. This signal is also brought out to the JAB pin for use in disabling external transmitter circuitry.

For the IEEE 802.4 spec, the jabber timeout must be 0.5 sec \pm 25%. An RC time constant of 265 millisec. will give about a 0.5 sec timeout. The maximum resistor size is 125 k Ω . Components should be 10% tolerance or better. Common values are R = 120 k Ω and C = 2.2 μF .

3.4 CLOCK GENERATOR

The clock generator is used to generate all of the transmit timing, TXCLK, and internal CBM timing for station management and loopback. The generator consists of a crystal oscillator/buffer that drives $\div 2$ and $\div 4$ stages. The

oscillator frequency must be four times (4X) the serial data rate. As an example, the IEEE 802.4 5 Mbps carrier band (TXCLK = 5.0 MHz) requires an oscillator frequency of 20 MHz. The basic circuit is a single transistor Colpitts oscillator as shown in Figure 3–4.

The oscillator is used in one of three modes depending on the data rate and the application:

- 1. With a parallel–resonant, fundamental mode crystal.
- 2. With a parallel–resonant, overtone mode crystal.
- 3. With an external clock source.

The fundamental mode can typically be used up to frequencies of about 20 MHz; this is crystal dependent and some crystal types can be used as high as 40 MHz. Beyond the fundamental mode upper limit, an overtone mode crystal is used. An alternative to a crystal is an external clock source such as an integrated crystal clock to drive the CBM.

3.4.1 Parallel-Resonant, Fundamental Mode Crystal

Figure 3–4 shows the external crystal and capacitors C1 and C2 used for fundamental mode operation. The crystal must be parallel resonant with a maximum series resistance of 30 Ω

This configuration is normally used for the IEEE 802.4 5 Mbps carrierband standard. The required transmit frequency stability is \pm 100 ppm (0.01%). It is suggested that a crystal with a total frequency tolerance (calibration tolerance, temperature variation, plus aging) of \pm 50 ppm to \pm 60 ppm be used. The remaining frequency budget is reserved for the CBM and other components over temperature and power supply variation.

The series combination of C1 and C2 should be equal to the specified crystal load (typically 20 pF or 32 pF). Additionally, C1 and C2 should be large enough to swamp out the CBM device capacitance. The XTAL1 input capacitance is typically 1.5 pF to 2.0 pF, and C1 should be at least an order of magnitude greater (C1 > 20 pF). Also, C1 must be greater than the crystal load capacitance because of the series combination of C1 and C2. Generally the ratio C1:C2 is from 1:1 to 3:1.




Figure 3-3. Jabber Inhibit Block Diagram

For a 20 pF crystal load:

$$20 pF = C1C2/(C1 + C2)$$

and

$$C2 = 20 \text{ pF} [C1/(C1 - 20 \text{ pF})]$$

Typical values are C1 = 60 pF and C2 = 30 pF.

It is suggested that best results will be had with close tolerance (5%) NPO ceramic capacitors — <u>trimming should</u> <u>not be required</u>. If trimming is necessary, a third trimming capacitor C3 can be placed in series with the crystal. Capacitors C1 and C2 will have to be increased in value because the crystal load now becomes C1 and C2 and C3 in series. For help in designing the capacitor network the user is directed to *Design of Crystal and Other Harmonic Oscillators*, B. Parzen, Wiley, 1983.

3.4.2 Parallel-Resonant, Overtone Mode Crystal

Figure 3–4 also shows the network used for overtone mode operation. The crystal is still parallel resonant, but must be specified for overtone (harmonic) operation at the desired frequency. A low series resistance of less than 30 Ω is recommended.




Figure 3–4. Crystal Oscillator Schematic Shows Configurations For Both Overtone and Fundamental Modes

Inductor L1 and capacitor C2 form a tank circuit that is parallel resonant at a frequency **lower** than the desired crystal harmonic but above the next lower odd harmonic. C3 = $0.01 \mu F$ is a dc blocking capacitor to ground. At the

operating frequency the tank circuit impedance will appear capacitive; therefore, the load to the crystal is C1 in series with the capacitive reactance of the tank circuit.

This series combination should be equal to the desired crystal load. Typically, C2 will increase in value as compared to the fundamental mode situation because of the cancelling effects of L1. Again the user is directed to the above reference for optimum selection of components.

3.4.3 External Clock Source

Figure 3–5 shows the connection used for a TTL compatible external clock source. XTAL1 and XTAL2 are tied together defeating transistor Q1. External resistor R1 = $2.0~k\Omega$ assures a high level greater than 3.0 V at an input current of 800 $\mu A.$ The TTL driver must be capable of sinking 2.5 mA.




Figure 3–5. TTL Compatible Clock Source Driving CBM

The IEEE 802.4 for 5 Mbps or 10 Mbps data rate carrier band requires a transmit frequency stability of \pm 100 ppm (0.01%). The external clock source must be specified for this stability over temperature.

SECTION 4 RECEIVER AMPLIFIER/LIMITER WITH CARRIER DETECT

4.1 OVERVIEW

The IEEE 802.4 spec provides that the incoming signal range for good signal is $+10 \text{ dB} (1.0 \text{ mV}, 75 \Omega) \text{ [dBmV]}$ to +66 dB (1.0 mV, 75 Ω) [dBmV] available at the modem connector. The IEEE 802.4 further specifies that the modem will report silence for any signal below +4.0 dB (1.0 mV, 75 Ω) [dBmV]. Therefore, the receiver function must amplify any signal of +10 dBmV and above to limiting for good data recovery, and the signal detect must switch within the +4.0 dBmV to +10 dBmV window, that is, it must be "off" for +4.0 dBmV and below, and be "on" for +10 dBmV and above. The MC68194 requires a pre-amplifier of about 12 dB in front of the onboard amplifier and carrier detect function. Clock and data recovery are extracted from the amplified/limited incoming signal, and the carrier detect is used to control the clock and data recovery function based on presence of good signal.

4.2 AMPLIFIER


Figure 4–1 shows a simple block diagram of the receiver amplifier. Internally, dc feedback is used to bias the amplifier, and connection points FDBK and FDBK* are provided to ac bypass the feedback. With both receiver inputs RXIN and RXIN* available, the device can be wired either for differential or single–ended operation. Differential is preferred for low noise.

An external preamplifier with gain of about 12 dB is used with the onboard amplifier. The pre-amp can drive the CBM either single-ended or differentially. The onboard amplifier output signal is used in two ways. One path adds an additional limiter stage and is used to drive the clock and data recovery stages. The second path is used to develop carrier detect.

In the signal window where carrier detect must be active, the internal amplifier remains in the linear (non–limiting) range. Its output is fullwave rectified, and the rectified signal is compared to an onboard threshold that is temperature and voltage compensated. The rectified signal is also brought out to an external lead called CARDET. A capacitor can be added at this pin which combines with the series 125 Ω resistor to form a low pass filter. This filtering is used to knock any high frequency noise off of the signal. The output of the comparator is a series of pulses (when the signal amplitude is sufficiently large) which are digitally integrated in the internal squelch signal.

4.3 CARRIER DETECTION THRESHOLD

The carrier detect threshold is internally generated and compensated for power supply and temperature variation. The THRESHOLD pin is provided to adjust the threshold via an external resistor tied to V_{CC} .






Figure 4-1. Receiver Amplifier With Carrier Detect

SECTION 5 – CLOCK RECOVERY

5.1 OVERVIEW

The clock recovery circuitry is a key part of the receive function providing RX clock, a 2 times (2X) RX clock, and a 4 times (4X) RX clock for data recovery and to send receive symbols to the MAC. Figure 5–1 is a simplified functional schematic of the clock recovery logic. The clock recovery is fed by the output stage of the receive amplifier. The phase–coherent signal contains frequency components equal to 1X and 2X the serial data rate. Figure 5–2 shows an example of timing for a 5 Mb/s serial data rate. The RXOUT signal drives a one–shot with a time period of 75% of 1/2 bit time; this locks out edges caused by the higher frequency component. The one–shot is non–retriggerable and is triggered on both positive and negative going edges. This produces a pulse for every edge of the lower frequency.

The output of the one–shot is divided by 2 to produce a 50% duty cycle signal equal in frequency to the lower frequency of the phase–coherent signal. In turn, the $\div 2$ flip–flop output runs through a multiplexer to a phase–locked loop (PLL) system. The multiplexer selects the RXOUT signal when carrier detect is present; otherwise the local oscillator divided by 4 is selected.

The PLL system consists of a digital phase detector, an active loop filter, a voltage–controlled multivibrator (VCM), and a divide–by–4 feedback counter. When in phase lock, the output of the divide–by–4 feedback counter is locked to the reference clock. In turn, the VCM 4 times clock is also aligned with the reference clock as shown in Figure 5–2.


The 4 times clock from the VCM, the 2 times clock, and the 1 times clock are all in phase (when the PLL is phase–locked) with the reference clock, and are used to do data recovery. Note that the reference clock can be 180° out of phase with the bit time boundaries (Figure 5–2). This does not affect the 2X and 4X clocks which are used to sample the data. However, RXCLK can be out of sync with the bit time boundaries and special circuitry in the data recovery logic detects and corrects this condition.

When no valid input signal is available from the receive amplifier (carrier detect is not asserted), the multiplexer selects the local clock as a reference. This has the advantages of:

- 1. Supply a RXCLK when no data is present.
- 2. Holding the PLL in frequency lock so that only phase–lock must be achieved when switching to the RX signal.
- 3. Providing a smooth transition for RXCLK when moving from the local oscillator (at the beginning of a frame) and vice versa (at the end of a frame). The PLL acts as an integrator.

The IEEE 802.4 provides a PAD-IDLE or training signal at the beginning of any transmission. The PAD-IDLE for phase-coherent FSK is an alternating one and zero pattern, and the PLL is capable of being locked-in well within the 24


bit times (3 octets). The design goal is to be locked—in within 12–16 bit times. Data recovered during this lockup time at the



beginning of a transmission can be invalid because the PLL clocks are not sync'ed. As a result the data recovery logic forces silence for 17–18 bit times after the carrier detect switches the reference clock (via the multiplexer) at the beginning of a received transmission.

5.2 ONE-SHOT

As previously stated, the one–shot is used to lock out the transitions due to the higher frequency component of the phase–coherent signal. The one–shot is non–retriggerable and fires off both edges of the incoming RXOUT signal. The time period should be set to 75% of half the bit time. As an example, the 5 Mb/s data rate has a 200 nsec bit time and the one–shot period then has a period of 75 nsec.



*NOTE: Ref clock can also be 180° out of phase with bit time.

Figure 5-2. Clock Recovery Timing Signals

Figure 5–3 shows the arrangement of the external timing capacitor and resistor. The internal resistor R_{INT} may be used with or without an external resistor. A test pin is also provided (SET–PW) to monitor the pulse width.

For 5 Mbps operation, typically RpW = $1.5 \text{ k}\Omega$ and CpW = 33 pF.





Figure 5-3. One-Shot Timing Components

5.3 PHASE-LOCKED LOOP (PLL) COMPONENTS

The PLL consists of a digital phase detector (PD), an active loop filter, a VCM, and a divide—by–4 feedback path. Figure 5–4 shows the fundamental elements of the PLL with their gain constants. The basic PLL allows the output frequency f_0 to be "locked—on" to the input frequency f_1 with a fixed phase relationship and to track it in frequency. When "in lock" the inputs to the phase detector have zero phase error. The input frequency is referenced to $f_0/4$.

A PLL follows classic servo theory and equations. In the following discussion a working knowledge of a PLL is assumed. For more background and applications information on PLL, the user is directed to Motorola Application Note AN535.



 $G(s) = K_p K_f K_0$ H(s) = Kn Kn = 1 / N = 1/4Reference: App Note AN535

Figure 5-4. PLL Elements and Loop Equations

5.3.1 Phase Detector (PD)

The phase detector produces a voltage proportional to the phase difference between $\emptyset_i(s)$ and $\emptyset_0(s)/4$. This voltage after filtering is used as the control signal for the VCM. The PD has pump—up UP* and pump—down DOWN* outputs with a typical 800 mV logic swing. UP* produces a low level pulse equal in width to the amount of time the positive edge of \emptyset_i (REF CLOCK) leads the positive edge of $\emptyset_0/4$ (VCM/4). DOWN* produces a low level pulse equal in width to the amount of time the positive edge of \emptyset_i lags $\emptyset_0/4$. Both pulses will not occur on the same clock cycle as $\emptyset_0/4$ must either lead or lag \emptyset_i when the PLL is out of lock. When in–lock, both outputs produce a very narrow pulse or negative spike.

The gain of the phase detector is equal to (reference app note AN532A):

$$K_p = (Logic swing)/2\pi = 800 \text{ mV}/2\pi = 0.127 \text{ V/radian}$$

5.3.2 Voltage Controlled Multivibrator (VCM)

The operating frequency range of the VCM is determined by the capacitor tied to pins VCM–C1 and VCM–C2. The capacitor should be selected to put the desired operating frequency in the center of the VCM tuning range.

The transfer function of the VCM is given by:

$$K_0 = K_V/s$$

where K_V is the sensitivity in radians per second per volt. K_V is found by:

$$K_V = \frac{\text{[(Upper frequency limit)} - \text{(Lower frequency limit)}]2\pi}{\text{(Control voltage tuning range)}}$$

=
$$2\pi (\Delta f)/\Delta V_{CX} \text{ rad/s/V}$$

then

$$K_0 = 2\pi (\Delta f)/(\Delta V_{CX})$$
s rad/s/V

5.3.3 Loop Filter

Since a Type 2 system is required (phase coherent output, see reference AN535), the loop transfer function of Figure 5–4 takes the form:

$$G(s) H(s) = [K (s+a)] / s^2$$

Writing the loop transfer function (from Figure 5–4) and relating it to the above form:

$$G(s) H(s) = [K_p K_v K_n K_f] / s = [K (s+a)] / s^2$$

Having determined K_p , K_o , and that $K_n = 1/4$ then K_f (filter transfer function) must take the form:

$$K_f = (s+a) / s$$

An active filter of the form shown in Figure 5–5A gives the desired results, where:

$$K_f = (R2 C s+1) / R1 C s (for large A)$$

The active filter can also be implemented as shown in Figure 5–5B using an alternate approach of a charge pump. The advantage of the charge pump design is that it can be implemented using only a single 5.0 volt supply. Its transfer function is:




Figure 5-5A. Active Filter Using Op Amp




Figure 5-5B. Charge Pump/Filter

6.1 OVERVIEW

(ND1 followed by ND2).

5.3.4 Loop Characteristics

If an active filter as shown with an op amp is used, the general PLL loop transfer function now becomes:

$$\begin{split} G(s) \ H(s) \ &= K_p \ K_f \ K_o \ K_n \\ &= K_p \ [(R2 \ C \ s+1) \ / \ R1 \ C \ s] \ (K_V\!/s) \ (1 \ / \ N) \end{split}$$

Its characteristic equation is set to the form:

C.E. =
$$1 + G(s) H(s) = 0$$

= $s^2 + (K_p K_v R2) s / (R1 N) + K_p K_v) / (R1 C N)$

Relating to the standard form (s² + 2 $\xi\omega_n$ s + ω_n 2) and solving:

$$\omega_n{}^2 = (K_p \ K_v) \ / \ R1 \ C \ N \quad 2\xi \omega_n = (K_p \ K_v R2) \ / \ R1 \ N$$

where

 ω_n = Natural frequency ξ = damping factor.

If a change pump loop filter is used, the general PLL loop transfer function alternately becomes:

$$\begin{split} G(s) \; H(s) \; &= K_p \, K_f \, K_O \, K_n \\ &= K_p [(R \; C \; s + 1) \, / \, C \; s] \; (K_V \, / \, s) \; (1 \, / \, N) \end{split}$$

Its characteristics equation is set to the form:

C.E. =
$$1 + (Gs) (Hs) = 0$$

= $s^2 + (K_p K_v R) s / (N) + (K_p K_v) / (C N)$

Relating to the standard form (s2 + $^2\xi\omega_n s$ + ω_n^2) and solving:

$$\omega_n^2 = (K_p K_V) / C N$$
 $2\xi \omega_n = (K_p K_V R) / N$

SECTION 6 – DATA RECOVERY

The RXOUT signal from the receive amplifier and clocks generated by the clock recovery logic are used by the data recovery logic. The MC68194 recovers the data from the encoded receive signal by opening sampling windows around the 1/4 and 3/4 bit time positions and looking for edges in the received signal (refer to Figure 6–1 for the encoded data representations). A data ONE has transitions only at the 0 and 1/2 bit time positions. A data ZERO has transitions at the 0, 1/4, 1/2, and 3/4 bit time positions. A NON–DATA symbol has transitions at the 0, 1/4, and 1/2 bit time positions (ND1) or at the 0, 1/2, and 3/4 bit time positions (ND2). NON–DATA symbols should always occur in pairs; each pair is made up of one of each type of NON–DATA encoded symbols as shown in Figure 6–2




Figure 6-1. Encoded Data Representation

ONEs, ZEROs, and NON–DATA pairs can be easily decoded by keeping track of the 1/4 and 3/4 bit time position transitions. The ONEs, ZEROs, and NON–DATA pairs are then reported on the RXSYMX pins as described in the serial interface discussion. Two other conditions can also be reported while receiving in MAC mode — BAD SIGNAL and SILENCE. BAD SIGNAL is reported when a ND1 symbol is not followed immediately by a ND2 symbol or when a ND2 symbol is received and not immediately preceded by a ND1 symbol.

SILENCE is reported when one of four conditions occurs:

- When the amplitude of the received signal is not large enough to trigger the on-chip carrier detect circuit. Reporting SILENCE when the carrier detect signal is not asserted prevents the chip from responding to low level noise.
- 2. When in internal loopback mode and SILENCE is being requested on the TXSYMX pins, SILENCE will be reported on the RXSYMX pins. An internal digital carrier detect is used during loopback and this signal is negated when SILENCE is requested on the request channel.
- 3. During the PLL training period at the beginning of a transmission. When an incoming signal first triggers the

carrier detect in the amplifier, the PLL must lock to the new reference clock (generated from the data stream). During the lockup time, recovered data may not be valid. The data recovery logic forces SILENCE for a fixed period of time (17–18 bit times).

4. During end-of-transmission blanking. See Section 6.2. The PAD-IDLE at the beginning of a transmission is used as a training signal as described in the clock recovery section. After the PLL has achieved lock, the recovered clock at this point may be in phase or 180° out of phase with the bit time clock at the sending end. This creates a problem for RXCLK and the data recovery logic because symbols would be decoded as the wrong combination of 1/2 bit time transitions.

Logic in the data recovery circuitry corrects for this situation. If the clock is 180° out of phase, the PAD–IDLE sequence (ONE, ZERO, ONE, ZERO, ONE, ...) will be decoded as a sequence of NON–DATA symbols. Refer to Figure 6–2. In normal data reception, NON–DATA symbols occur only in pairs; there are never three or more in a row. Therefore, three or more NON–DATA symbols occurring in a row indicate that the bit time clock is 180° out of phase and the bit time clock (RXCLK) must be slipped as shown in Figure 6–3. The clock frequency and phase have now been recovered and symbol decode proceeds as described below.




Figure 6.2 Training Sequence Decoded With In-Phase and Out-Of Phase Clocks




Figure 6–3. Clock Slip To Bring In Phase With Data Stream

6.2 RECEIVER END-OF-TRANSMISSION BLANKING

The IEEE 802.4 requires that the physical layer recognize the end of a transmission and report silence to the MAC for a period thereafter. This period of silence is referred to as blanking and must meet the following conditions:

- 1. Blanking must begin no later than 4 MAC–symbol times after the last MAC–symbol of the End Delimiter (i.e., the last End Delimiter of the transmission).
- Blanking must continue to a point at least 24 MAC-symbol times but not more than 32 MAC-symbol times from the last MAC-symbol of the End Delimiter.

The MC68194 provides this function by recognizing the last End Delimiter of a transmission (I Bit = 0, see Section 1.3). The CBM reports silence for 32 symbols after the last symbol of the End Delimiter.

The blanking function can be disabled for test purposes or non–IEEE 802.4 applications via the EOTDIS* input.

SECTION 7 - SERIAL INTERFACE

7.1 OVERVIEW

The serial interface is composed of the Physical Data Request Channel and the Physical Data Indication Channel. The serial interface is used to pass commands and data frames to and from the CBM.

7.2 PHYSICAL DATA REQUEST CHANNEL

Five signals comprise the physical data request channel. Three of these signals (TXSYM2, TXSYM1 and TXSYM0) are multiplexed and have different meanings depending on the mode of SMREQ*. When SMREQ* is equal to one, the MAC mode is selected. When SMREQ* is equal to zero, the physical layer management mode is selected.

7.2.1 TXCLK — Transmit Clock

The transmit clock can be from 1.0 to 10 MHz. TXSYM2, TXSYM1, TXSYM0 and SMREQ* are synchronized to TXCLK. The IEEE 802.4 standard for carrier band allows for 5.0 or 10 MHz clocks.

7.2.2 SMREQ* — Station Management Request

SMREQ* directs the physical layer to be in MAC or physical layer management mode. In MAC mode SMREQ* = 1 and in management mode SMREQ* = 0.

7.2.3 TXSYM0, TXSYM1, and TXSYM2 — Transmit Symbols

In physical layer management mode TXSYM2, TXSYM1 and TXSYM0 have the meanings shown in Figure 7–1.

State	TXSYM2	TXSYM1	TXSYM0
RESET	1	1	1
DISABLE LOOPBACK	1	0	1
ENABLE TRANSMITTER	0	1	1
SERIAL SM DATA/IDLE	0	0	0/1

Figure 7–1. Request Channel Encoding for Physical Management Mode (SMREQ* = 0)

The CBM supports only four station management commands (RESET, LOOPBACK DISABLE, ENABLE TRANSMITTER and IDLE) encoded on lines TXSYM2, TXSYM1 and TXSYM0. The CBM does not support the SMDATA commands, but responds with a "NACK". In MAC mode, the encoding for TXSYM2, TXSYM1, and TXSYM0 are shown in Figure 7–2.

Symbol	TXSYM2	TXSYM1	TXSYM0
ZERO	0	0	0
ONE	0	0	1
NON-DATA	1	0	X
PAD-IDLE	0	1	X
SILENCE	1	1	Х

Where:

ZERO is binary zero.

ONE is binary one.

NON–DATA is a delimiter flag and is always present in pairs. PAD–IDLE is one symbol of preamble/interframe idle.

SILENCE is silence or no signal.

Figure 7–2. Request Channel Encoding For MAC Mode (SMREQ* = 1)

7.3 PHYSICAL DATA INDICATION CHANNEL

Five signals comprise the physical data indication channel. Three of these signals (RXSYM2, RXSYM1 and RXSYM0) are multiplexed and have different meanings depending on the state of SMIND*. When SMIND* is equal to one, the physical layer is in MAC mode and when SMIND* is equal to zero, the physical layer is in management mode or an error has occurred.

7.3.1 RCXLK — Receive Clock

The receive clock can be from 1.0 to 10 MHz. RXSYM2, RXSYM1, RXSYM0, and SMIND* are synchronized to RXCLK. The IEEE 802.4 standard for carrier band networks allows 5.0 or 10 MHz clocks.

7.3.2 SMIND* — Station Management Indication

SMIND* indicates whether the physical layer is in MAC mode (SMIND* = 1) or management mode (SMIND* = 0) of operation. When in MAC mode of operation, the physical layer has RXSYM2, RXSYM1, and RXSYM0 encoded indicating data reception. When in management mode of operation, the physical layer RXSYM2, RXSYM1 and RXSYM0 are encoded to confirm response to received commands or to indicate a physical error (jabber inhibit).

7.3.3 RXSYM0, RXSYM1 and RXSYM2 — Receive Symbols

The encoding for RXSYM2, RXSYM1, and RXSYM0 in physical management mode is shown in Figure 7–3:

State	RXSYM2	RXSYM1	RXSYM0
NACK (non-acknowledgement)	1	0	*
ACK (acknowledgement)	0	1	*
IDLE	0	0	1
Physical Layer Error	1	1	1

*Indicates RXSYM0 contains the SM RX data when responding to a serial data command.

Figure 7–3. Indication Channel Encoding For Physical Management Mode (SMIND* = 0)

The encoding of RXSYM2, RXSYM1, and RXSYM0 in MAC mode is shown in Figure 7–4.

Symbol	RXSYM2	RXSYM1	RXSYM0
ZERO	0	0	0
ONE	0	0	1
NON-DATA	1	0	X
SILENCE	1	1	X
BAD SIGNAL	0	1	Х

Where:

ZERO is the received data zero.

ONE is the received data one.

NON–DATA is a delimiter flag and is always present in pairs. SILENCE is silence or no signal.

BAD SIGNAL is received bad signal.

X = Don't care.

Figure 7–4. Indication Channel Encoding For MAC Mode (SMIND* = 1)

SECTION 8 PHYSICAL MANAGEMENT

8.1 OVERVIEW

The MC68194 supports four physical management commands on the request channel: RESET, DISABLE LOOPBACK, ENABLE TRANSMITTER, and IDLE. The serial data station management commands are not implemented in the MC68194. These unimplemented commands are typically used to set up and read registers or control bits within a more complex modem. The CBM does not have registers and does not require the SMDATA commands. Upon reception of a SMDATA command, the CBM will respond with a NONACKNOWLEDGEMENT (NACK) and a response byte in accordance with the IEEE DTE–DCE Interface Standard. The data in the response byte is all ZEROs. Receipt of a RESET, DISABLE LOOPBACK, or ENABLE TRANSMITTER command will abort the SMDATA response.

8.2 RESET

The RESET command performs the same function as the RESET pin; the internal loopback mode is enabled, the transmitter outputs are disabled and TXDIS is enabled, and the jabber inhibit timeout is cleared. In addition the RESET command will generate an ACKNOWLEDGEMENT response (ACK) on the RXSYMx pins.

The RESET pin is an asynchronous function. When taken high it resets the CBM as described above leaving the CBM ready to respond to the physical data request channel.

NOTE: For the MC68194 to respond properly to commands after a hardware reset, the request channel must either be in MAC mode upon exiting the hardware reset or the request channel must go to MAC mode briefly before going to management mode. If the MC68194 is in management mode upon exiting the hardware reset, it remains reset and does not recognize the command because it is waiting for a MAC mode to management mode transition. This situation can be corrected by either exiting hardware reset with the request channel in MAC mode or putting the request channel in MAC mode briefly before issuing any management commands. See Section 8.6 for command response timing.

8.3 INTERNAL LOOPBACK

The internal loopback mode is provided for testing the CBM. In this mode a multiplexer selects the internal transmitter signal to drive the clock recovery and data recovery portions of the receive circuitry. This transmit signal is taken just prior to the output buffer stages of the transmitter circuit.

The loopback mode can only be selected via RESET (management command or external pin). Loopback mode is exited upon receipt of the management command DISABLE LOOPBACK. The CBM will respond with ACK to this command.

A normal sequence of events to test the CBM then would be:

- Initialize the CBM via a RESET command or hardware reset.
- 2. Return to MAC mode and send test data. The CBM is full duplex.
- 3. In management mode, send DISABLE LOOPBACK command to exit loopback.

Following the test the modem can be setup for standard operation.

8.4 STANDARD OPERATION

Standard operation requires that the transmitter be enabled as well as disabling loopback. The transmitter is automatically disabled on RESET. Three things must happen after a RESET before transmissions can begin:

- 1. Loopback mode must be exited with the DISABLE LOOPBACK command. The MC68194 responds to this command with the ACK management response.
- The transmitter must be activated with the ENABLE TRANSMITTER command. The MC68194 responds to this command with the ACK management response.
- 3. The MC68194 must exit the management mode and enter the MAC data mode.

The CBM is now ready to send and receive data, i.e., the CBM is in MAC or data mode, loopback is disabled, and the transmitter is enabled.

8.5 IDLE

The CBM provides the IDLE response when an IDLE management command is received. In addition, the IDLE response is returned for all invalid, as opposed to unimple—mented (SMDATA) commands.

8.6 COMMAND RESPONSE TIMING

The MC68194's management command/response operation is:

- 1. ACK response to RESET, DISABLE LOOPBACK, and ENABLE TRANSMITTER within 2 clock periods. As shown in Figure 8–1, the precise response time depends on the relative phase of the TXCLK and the RXCLK signals. If they are in phase, the response will be available at the RXSYMx pins 1.5 clocks after the command is latched. If the clocks are 180° out of phase, the delay will be 2 clocks. The command should be held on the TXSYMX pins until the response is received on the RXSYMX pins.
- The IDLE command and all invalid commands will produce the IDLE response with the same delay as described above.
- 3. The SMDATA command response timing is shown in Figure 8–2. The NACK response to the SMDATA command is available on the RXSYMX pins in 2.5 or 3

clock periods depending on the relative phases of the TXCLK and RXCLK signals. When NACK becomes valid, RXSYM0 is low creating a start bit for the response byte. NACK is held for 9 clock periods with RXSYM0 low (start bit plus 8 ZERO data bits). NACK is held for one additional clock with RXSYM0 high. This is the stop bit and mark the end of the SMDATA response byte. 12.5 or 13 clock periods after receiving the SMDATA command the NACK response is removed.

In management mode, RXCLK is always locked to TXCLK. These clocks may be in phase or 180° out of phase as discussed above. This uncertainty exists because the clock recovery PLL can lock to either phase of the local clock. The response delays relative to TXCLK may therefore differ by 1/2 clock period. The MC68194 must leave management mode, enter MAC mode, and return to management mode for a phase change to occur. The relative phase of the two clocks will not change while in management mode.

Because the clock recovery PLL requires a training period when first entering management mode, the PLL must have

sufficient time to lock to the new clock source (TXCLK) before being required to provide a response. To provide enough time for the PLL to lock up, the MC68194 delays 16.5 to 17 clock periods before entering station management mode (SMIND* = 0) after the station management mode is selected (SMREQ* = 0). Refer to Figure 8–3 for the timing diagram. During this delay, the MAC mode SILENCE response will be present on the RXSYMX pins.

Users must be aware that when first requesting management mode there will be this added delay before the mode is entered and a response is available. If a management command is sent along with the station management mode request (SMREQ* = 0) and held on the TXSYMX pins until the CBM enters station management mode, the proper response will be available on the RXSYMX pins immediately except in the case of SMDATA commands. SMDATA commands must not be requested on the TXSYMX pins until after SMIND* indicates that station management mode has been entered.




Figure 8-1. Parallel Command Response Time




Figure 8-2. SMDATA Command Response Time




Figure 8–3. Station Management Request Response Time

SECTION 9 MC68194 CARRIER BAND MODEM **ELECTRICAL SPECIFICATIONS**

MAXIMUM RATINGS (Limits Beyond Which Device Life May Be Impaired)

Characteristic	Symbol	Value	Unit
Supply Voltage	VCC	0 to +7.0	Vdc
TTL Input Voltage	VIN	0 to +5.5	Vdc
TTL Output Voltage (Applied to output HIGH)	Vout	0 to +5.5	Vdc
ECL Output Source Current	l _{out}	50	mAdc
Storage Temperature Cerquad	T _{stg}	-55 to +165	°C
Junction Temperature Cerquad	TJ	165	°C

GUARANTEED OPERATING RANGES

		Value			
Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Operating Temperature (Cerquad in still air)	T _A	0	25	70	°C

DC ELECTRICAL CHARACTERISTICS

		Limits							
Characteristic	Symbol	Min	Тур	Max	Unit	Test Conditions			
TTL INPUTS (TXSYM0-TXSYM2, SMREQ*, RESET, EOTDIS)† $ (T_A = 0-70^{\circ}\text{C}, V_{CC} = 5.0 \text{ Vdc } \pm 5\%) $									
Input HIGH Voltage	VIH	2.0			Vdc				
Input LOW Voltage	V _{IL}			0.8	Vdc				
Input HIGH Current	lіН			20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 Vdc			
Input LOW Current	Ι _Ι L			-0.7	mA	$V_{CC} = MAX, V_{IN} = 0.4 Vdc$			
+All TTL inputs include a 15 k-ohm pullup resistor to Voc									

TTL OUTPUTS (TXCLK, RXSYM0-RXSYM2, SMIND*, RXCLK, JAB)

 $(T_A = 0-70^{\circ}C, V_{CC} = 5.0 \text{ Vdc } \pm 5\%)$

Output HIGH Voltage	Voн	2.7		Vdc	$V_{CC} = MIN, I_{OH} = MAX$
Output LOW Voltage	VOL		0.5	Vdc	$V_{CC} = MIN, I_{OL} = MAX$
Output HIGH Current	loн		-0.4	mA	
Output LOW Current	lOL		8.0	mA	

ECL OUTPUTS (TXOUT, TXOUT*)

$(T_A = 25^{\circ}C, V_{CC} = 5.0 \text{ Vdc})$

Output HIGH Voltage	Voн	4.10	Vdc	R _{pulldown} = 220 Ω
Output LOW Voltage	VOL	3.28	Vdc	$R_{pulldown} = 220 \Omega$

OPEN COLLECTOR OUTPUT (TXDIS)

$(T_A = 25^{\circ}C, V_{CC} = 5.0 \text{ Vdc})$

Output LOW Current	lOL	450	550	μΑ	V _{OL} = 3.0 Vdc
Output HIGH Leakage Current	IOH		50	μΑ	V _{OH} = 5.0 Vdc

RECEIVER (SINGLE-ENDED OPERATION)

GAIN Output Voltage HIGH	GVOH	4.2	Vdc	I _{OH} = 5.0 mA
GAIN Output Voltage LOW	G _{VOL}	3.6	Vdc	$I_{OL} = 5.0 \text{ mA}$
Input Signal (for limiting)	RVIN	+17	dBmV	GAIN output = 600 mV
Detected Threshold	V _{thres}	+18	dBmV	R _{THRES} = 120 kΩ to V_{CC}

PHASE DETECTOR OUTPUTS (UP*, DOWN*)

THASE BETECTOR COTT CTS (CT., BOWN)								
Phase Detector Output Voltage HIGH	PD _{VOH}		4.0		Vdc	I _{OH} = 10 mA		
Phase Detector Output Voltage LOW	PDVOL		3.3		Vdc	I _{OL} = 10 mA		

DC ELECTRICAL CHARACTERISTICS (cont.)— OTHER PARAMETERS – (T_A = 25°C, V_{CC} = 5.0 Vdc) POWER SUPPLY DRAIN CURRENT


			Limits				
Characteristic	Symbol	Min	Тур	Max	Unit	Test Conditions	
Power Supply Drain Current	Icc		220	270	mA	No outputs loaded, TTL inputs open.	
VCM	•		•		•		
VCM Oscillator	F _{osc1}		40		MHz	C_{VCM} = 24 pF, RXCLK = 5.0 MHz, VCX = 3.6 Vdc	
Frequency	F _{osc2}		20		MHz	C _{VCM} = 68 pF, RXCLK = 10 MHz, VCX = 3.6 Vdc	
VCM Tuning Ratio	TR		4.0				
VCX Tuning Range	V _C X	2.6		4.6	Vdc		
ONE-SHOT	•		•	•			
SET-PW Output Voltage HIGH	PWVOH		4.2		Vdc	I _{OH} = 5.0 mA	
SET-PW Output Voltage LOW	PW _{VOL}		3.6		Vdc	I _{OL} = 5.0 mA	
Timing Current	IT		0.8	4.0	mA		
Internal Resistor	R _{int}		300		Ohms		
Timing Reference Voltage (measured at RPW pin)	V _{ref}	1.2	1.3	1.4	Vdc	IT = 0.8 mA	
External Timing Resistor	R _{EXT}		1.5		kΩ	For 5.0 Mb/s data rate.	
External Timing Capacitor	C _{EXT}		33		pF	For 5.0 Mb/s data rate.	
JABBER TIMER						-	
RC Threshold High	JAB _{VIH}		4.25		Vdc	I _{IN} = 5.0 μA Max	
RC Output VOL	JAB _{VOL}		0.4		Vdc	I _{OL} = 10 mA	
Jabber Resistor	R _{JAB}		120	125	kΩ	For 0.5 sec timing	
Jabber Capacitor	C _{JAB}		2.2		μF	For 0.5 sec timing	
CRYSTAL OSCILLATOR							
Input HIGH Voltage	VIH	3.0			Vdc	XTAL1 & XTAL2 tied together	
Input LOW Voltage	V _{IL}			2.0	Vdc	XTAL1 & XTAL2 tied together	

AC ELECTRICAL CHARACTERISTICS††


(T_A = 0–70°C, V_{CC} = 5.0 Vdc \pm 5%)

			Limits			
Characteristic	Symbol	Min	Тур	Max	Unit	Test Conditions
TXCLK Period	^t TXperiod	180	200	220		@ 5.0 MHz, Figure 9–1A.
RXCLK Period	^t RXperiod	180	200	220		@ 5.0 MHz, PLL locked to TXCLK, Figure 9–1B.
TTL Rise/Fall Time	tTTL±		4.0		ns	Figure 9–1A.
TXSYMX, SMREQ* Setup Time (to TXCLK)	^t setup		15	25	ns	Figure 9–1A.
TXSYMX, SMREQ* Hold Time (to TXCLK)	^t hold		-9.0	0	ns	Figure 9–1A.
RXSYMX, SMIND* Delay Time (to RXCLK)	^t RXSYM delay	0	2.5	5.0	ns	Figure 9–1B.
XTAL1,2 to TXCLK Delay	^t TXCLK delay		18		ns	Figure 9–1C. XTAL1 and XTAL2 tied together and driven with external source.
TXOUT, TXOUT* Rise/Fall Time	tTXOUT ±		1.5		ns	R _{pulldown} = 500 Ω
UP*, DOWN* Rise/Fall Time	t _{PD±}		1.5		ns	R _{pulldown} = 500 Ω
TXDIS Rise/Fall Time	tTXDIS±		35		ns	2.0 kΩ pullup to V_{CC} . Do not use Figure 9–2 test load.


†† See Figure 9–2 for AC test load.



(A) TXSYMX, SMREQ* Setup and Hold Timing to TXCLK



(B) RXSYMX, SMIND* Delay Timing to RXCLK



(C) TXCLK Delay Timing to XTAL1, XTAL2

Figure 9-1. AC Test Waveforms




Figure 9-2. TTL, TXOUT, TXOUT*, Up* & Down* AC Test Load




Figure 9-3. One Shot Pulse Width versus Rext/Cext




Figure 9-5. VCM Frequency versus Capacitance




Figure 9–4. VCM Frequency versus Control Voltage (VCC = 5.0 Vdc & C = 68 pF)




Figure 9–6. Detected Threshold versus
Threshold Resistor





Figure 9–7. Jabber Time Constant versus Capacitance

CHAPTER 5 Ordering Information

MECL Family Device Nomenclatures

MECL 10K, MECL 10H/100H




MC XXXX Y ON Semiconductor Circuit Identifier Package Type • P for Plastic • L for Ceramic • D for Narrow SOIC • FN for PLCC Function Type

Case Outlines

A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.

8-Pin Package

SO-8 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751-05 ISSUE M




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.196
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.2	7 BSC	0.050 BSC	
J	0.18	0.25	0.007	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

14-Pin Packages






NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN
- FORMED PARALLEL
- DIMESNION F MAY NARROW TO 0.76 (0.030)
 WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.94
В	0.245	0.280	6.23	7.11
С	0.155	0.200	3.94	5.08
D	0.015	0.020	0.39	0.50
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

14-Pin Packages (continued)

PDIP-14 **P SUFFIX** PLASTIC PACKAGE CASE 646-06 ISSUE L



- NOTES:


 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE
 POSITION AT SEATING PLANE AT MAXIMUM
 MATERIAL CONDITION.

 2. DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD
- FLASH.
 4. ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54 BSC	
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300 BSC		7.62	BSC
M	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01

16-Pin Packages





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.


- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC

	INCHES MILLIMETERS					
	INC	HES	MILLIN	ETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.93		
В	0.240	0.295	6.10	7.49		
С		0.200		5.08		
D	0.015	0.020	0.39	0.50		
Ε	0.050	BSC	1.27 BSC			
F	0.055	0.065	1.40	1.65		
G	0.100	BSC	2.54 BSC			
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300 BSC		7.62 BSC			
M	0°	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		

16-Pin Packages (continued)


PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI DIMENSIONING AND TOLERANGING PER ANSI Y14 SM, 1982. CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE MOLD FLASH. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

SO-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J**





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.


	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

20-Pin Packages

CDIP-20 **L SUFFIX** CERAMIC DIP PACKAGE CASE 732-03 ISSUE E







- NOTES:


 1. LEADS WITHIN 0.010 DIAMETER, TRUE
 POSITION AT SEATING PLANE, AT MAXIMUM
 MATERIAL CONDITION.
- MATERIAL CONDITION.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 3. DIMENSIONS A AND B INCLUDE MENISCUS.

	INCHES			
DIM	MIN	MAX		
Α	0.940	0.990		
В	0.260	0.295		
С	0.150	0.200		
D	0.015	0.022		
F	0.055	0.065		
G	0.100	BSC		
Н	0.020	0.050		
J	0.008	0.012		
K	0.125	0.160		
L	0.300 BSC			
M	0°	15°		
N	0.010	0.040		

PDIP-20 **P SUFFIX** PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



NOTES:

- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION I TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.010	1.070	25.66	27.17	
В	0.240	0.260	6.10	6.60	
С	0.150	0.180	3.81	4.57	
D	0.015	0.022	0.39	0.55	
Ε	0.050	BSC	1.27 BSC		
F	0.050	0.070	1.27	1.77	
G	0.100	BSC	2.54 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.140	2.80	3.55	
L	0.300 BSC		7.62 BSC		
M	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.01	

20-Pin Packages (continued)

PLCC-20 **FN SUFFIX** PLASTIC PLCC PACKAGE CASE 775-02 ISSUE C



NOTES

G1

⊕ 0.010 (0.250)③ T L-M ⑤ N ⑤

- IOTES:

 1. DATUMS –L-, –M-, AND –N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.

 2. DIMENSION G. T., TRUE POSITION TO BE MEASURED AT DATUM –T-, SEATING PLANE.

 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) DED SIGN.


- PER SIDE.
 4. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 5. CONTROLLING DIMENSION: INCH.
- 5. CONTROLLING DIMENSION: INCH.
 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRILISION OR INTRUISION.
- PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635)

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.385	0.395	9.78	10.03
В	0.385	0.395	9.78	10.03
С	0.165	0.180	4.20	4.57
Ε	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	
K	0.025		0.64	
R	0.350	0.356	8.89	9.04
U	0.350	0.356	8.89	9.04
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Υ		0.020		0.50
Z	2°	10°	2 °	10 °
G1	0.310	0.330	7.88	8.38
K1	0.040		1.02	

VIEW S

24-Pin Packages


CDIP-24 **L SUFFIX** CERAMIC DIP PACKAGE CASE 758-02 **ISSUE A**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	1.240	1.285	31.50	32.64
В	0.285	0.305	7.24	7.75
С	0.160	0.200	4.07	5.08
D	0.015	0.021	0.38	0.53
F	0.045	0.062	1.14	1.57
G	0.100	BSC	2.54 BSC	
J	0.008	0.013	0.20	0.33
K	0.100	0.165	2.54	4.19
L	0.300	0.310	7.62	7.87
N	0.020	0.050	0.51	1.27
Р	0.360	0.400	9.14	10.16

PDIP-24 **P SUFFIX** PLASTIC DIP PACKAGE CASE 724-03 ISSUE D




- OTES:

 1. CHAMFERED CONTOUR OPTIONAL.
 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 4. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.230	1.265	31.25	32.13
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.020	0.38	0.51
Ε	0.050 BSC		1.27 BSC	
F	0.040	0.060	1.02	1.52
G	0.100 BSC		2.54 BSC	
J	0.007	0.012	0.18	0.30
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
M	0 °	15 °	0°	15°
N	0.020	0.040	0.51	1.01

28-Pin Package

PLCC-28 **FN SUFFIX** PLASTIC PLCC PACKAGE CASE 776-02 ISSUE D



- IOTES:


 1. DATUMS -L-, -M-, AND -N- DETERMINED
 WHERE TOP OF LEAD SHOULDER EXITS
 PLASTIC BODY AT MOLD PARTING LINE.
 2. DIMENSION G1, TRUE POSITION TO BE
 MEASURED AT DATUM -T-, SEATING PLANE.
 3. DIMENSIONS R AND U DO NOT INCLUDE
- MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 5. CONTROLLING DIMENSION: INCH.
 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- PLASTIC BODY.


 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.485	0.495	12.32	12.57	
В	0.485	0.495	12.32	12.57	
С	0.165	0.180	4.20	4.57	
Е	0.090	0.110	2.29	2.79	
F	0.013	0.019	0.33	0.48	
G	0.050	0.050 BSC		1.27 BSC	
Н	0.026	0.032	0.66	0.81	
J	0.020		0.51		
K	0.025		0.64		
R	0.450	0.456	11.43	11.58	
U	0.450	0.456	11.43	11.58	
V	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
Χ	0.042	0.056	1.07	1.42	
Υ		0.020		0.50	
Z	2°	10°	2°	10°	
G1	0.410	0.430	10.42	10.92	
K1	0.040		1.02		

52-Pin Package

FJ SUFFIX J-LEAD CERQUAD PACKAGE CASE 778B-01 ISSUE O





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION R AND N DO NOT INCLUDE GLASS PROTRUSION. GLASS PROTRUSION TO BE 0.25 (0.010) MAXIMUM.
 4. ALL DIMENSIONS AND TOLERANCES INCLUDE LEAD TRIM OFFSET AND LEAD FINISH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.785	0.795	19.94	20.19
В	0.785	0.795	19.94	20.19
С	0.165	0.200	4.20	5.08
D	0.017	0.021	0.44	0.53
F	0.026	0.032	0.67	0.81
G	0.050 BSC		1.27 BSC	
Н	0.090	0.130	2.29	3.30
J	0.006	0.010	0.16	0.25
K	0.035	0.045	0.89	1.14
N	0.735	0.756	18.67	19.20
R	0.735	0.756	18.67	19.20
S	0.690	0.730	17.53	18.54

ON SEMICONDUCTOR MAJOR WORLDWIDE SALES OFFICES

UNITED STATES	CANADA	INTERNATIONAL (continued)
ALABAMA Huntsville (256)464–6800 CALIFORNIA Irvine (949)753–7360	ONTARIO (613)226–3491 QUEBEC (514)333–3300	KOREA Seoul
San Jose	INTERNATIONAL BRAZIL Sao Paulo	MEXICO Guadalajara
FLORIDA Tampa	CHINA Beijing	PUERTO RICO San Juan (787)641–4100 SINGAPORE Singapore (65)4818188
ILLINOIS Chicago	FRANCE Paris	SPAIN Madrid 34(1)457–8204 or 34(1)457–8254
MICHIGAN Detroit (248)347–6800 MINNESOTA Plymouth (612)249–2360	HONG KONG Hong Kong	SWEDEN Stockholm .46(8)734–8800 TAIWAN Taipei .886(2)27058000
NORTH CAROLINA Raleigh(919)870–4355 PENNSYLVANIA	Bangalore	THAILAND Bangkok
Philadelphia/Horsham (215)957–4100 TEXAS Dallas (972)516–5100	Milan	

ON SEMICONDUCTOR STANDARD DOCUMENT TYPE DEFINITIONS

REFERENCE MANUAL

A Reference Manual is a publication that contains a comprehensive system or device–specific description of the structure and function (operation) of a particular part/system; used overwhelmingly to describe the functionality of a microprocessor, microcontroller, or some other sub–micron sized device. Procedural information in a Reference Manual is limited to less than 40 percent (usually much less).

USER'S GUIDE

A User's Guide contains procedural, task—oriented instructions for using or running a device or product. A User's Guide differs from a Reference Manual in the following respects:

- * Majority of information (> 60%) is procedural, not functional, in nature
- * Volume of information is typically less than for Reference Manuals
- * Usually written more in active voice, using second-person singular (you) than is found in Reference Manuals
- * May contain photographs and detailed line drawings rather than simple illustrations that are often found in Reference Manuals

POCKET GUIDE

A Pocket Guide is a pocket–sized document that contains technical reference information. Types of information commonly found in pocket guides include block diagrams, pinouts, alphabetized instruction set, alphabetized registers, alphabetized third–party vendors and their products, etc.

ADDENDUM

A documentation Addendum is a supplemental publication that contains missing information or replaces preliminary information in the primary publication it supports. Individual addendum items are published cumulatively. Addendums end with the next revision of the primary document.

APPLICATION NOTE

An Application Note is a document that contains real—world application information about how a specific ON Semiconductor device/product is used with other ON Semiconductor or vendor parts/software to address a particular technical issue. Parts and/or software must already exist and be available.

A document called "Application-Specific Information" is not the same as an Application Note.

SELECTOR GUIDE

A Selector Guide is a tri-fold (or larger) document published on a regular basis (usually quarterly) by many, if not all, divisions, that contains key line-item, device-specific information for particular product families. Some Selector Guides are published in book format and contain previously published information.

PRODUCT PREVIEW

A Product Preview is a summary document for a product/device under consideration or in the early stages of development. The Product Preview exists only until an "Advance Information" document is published that replaces it. The Product Preview is often used as the first section or chapter in a corresponding reference manual. The Product Preview displays the following disclaimer at the bottom of the first page: "ON Semiconductor reserves the right to change or discontinue this product without notice."

ADVANCE INFORMATION

The Advance Information document is for a device that is NOT fully MC-qualified. The Advance Information document is replaced with the Technical Data document once the device/part becomes fully MC-qualified. The Advance Information document displays the following disclaimer at the bottom of the first page: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

TECHNICAL DATA

The Technical Data document is for a product/device that is in full production (i.e., fully released). It replaces the Advance Information document and represents a part that is M, X, XC, or MC qualified. The Technical Data document is virtually the same document as the Product Preview and the Advance Information document with the exception that it provides information that is unavailable for a product in the early phases of development (such as complete parametric characterization data). The Technical Data document is also a more comprehensive document that either of its earlier incarnations. This document displays no disclaimer, and while it may be informally referred to as a "data sheet," it is not labeled as such.

ENGINEERING BULLETIN

An Engineering Bulletin is a writeup that typically focuses on a single specific solution for a particular engineering or programming issue involving one or several devices.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (T-F 9:00am to 1:00pm Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales

Representative